


BUSHOLDER

Cell List

Cell Name	Function Description
BUSHOLDER	Bus Holder

Logic Symbol



Cell Data

Input Load (SL)	Gate Count
Y	1.67
5.6	

ADDERS


Cell List

Cell Name	Function Description
FA	Full Adder with 1X Drive
FAD2	Full Adder with 2X Drive
FAD4	Full Adder with 4X Drive
HA	Half Adder with 1x Drive
HAD2	Half Adder with 2X Drive
HAD4	Half Adder with 4X Drive

FA/FAD2/FAD4

Full Adder with 1X/2X/4X Drive

Logic Symbol



Truth Table

CI	A	B	S	CO
0	0	0	0	0
1	0	0	1	0
0	0	1	1	0
1	0	1	0	1
0	1	0	1	0
1	1	0	0	1
0	1	1	0	1
1	1	1	1	1

Cell Data

Input Load (SL)									Gate Count		
FA			FAD2			FAD4			FA	FAD2	FAD4
CI	A	B	CI	A	B	CI	A	B			
1.1	1.0	1.1	1.1	1.0	1.1	1.1	1.0	1.0	8.00	9.00	10.67

Switching Characteristics

(Typical process, 25°C, 1.2V, t_R/t_F = 0.07ns, SL: Standard Load)

FA

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.047	0.031 + 0.008*SL	0.025 + 0.009*SL	0.019 + 0.010*SL
	t _F	0.044	0.028 + 0.008*SL	0.032 + 0.007*SL	0.028 + 0.007*SL
	t _{PLH}	0.121	0.110 + 0.005*SL	0.114 + 0.004*SL	0.117 + 0.004*SL
	t _{PHL}	0.121	0.109 + 0.006*SL	0.115 + 0.004*SL	0.123 + 0.004*SL
B to S	t _R	0.049	0.032 + 0.009*SL	0.030 + 0.009*SL	0.020 + 0.010*SL
	t _F	0.048	0.033 + 0.008*SL	0.036 + 0.007*SL	0.029 + 0.007*SL
	t _{PLH}	0.137	0.126 + 0.006*SL	0.131 + 0.004*SL	0.133 + 0.004*SL
	t _{PHL}	0.139	0.127 + 0.006*SL	0.133 + 0.004*SL	0.141 + 0.004*SL
CI to S	t _R	0.043	0.026 + 0.009*SL	0.023 + 0.009*SL	0.016 + 0.010*SL
	t _F	0.046	0.030 + 0.008*SL	0.035 + 0.007*SL	0.028 + 0.007*SL
	t _{PLH}	0.094	0.083 + 0.005*SL	0.087 + 0.004*SL	0.089 + 0.004*SL
	t _{PHL}	0.095	0.083 + 0.006*SL	0.090 + 0.004*SL	0.097 + 0.004*SL
A to CO	t _R	0.046	0.028 + 0.009*SL	0.027 + 0.009*SL	0.018 + 0.010*SL
	t _F	0.044	0.028 + 0.008*SL	0.030 + 0.007*SL	0.028 + 0.007*SL
	t _{PLH}	0.120	0.109 + 0.005*SL	0.113 + 0.004*SL	0.115 + 0.004*SL
	t _{PHL}	0.122	0.110 + 0.006*SL	0.117 + 0.004*SL	0.125 + 0.004*SL
B to CO	t _R	0.050	0.032 + 0.009*SL	0.031 + 0.009*SL	0.021 + 0.010*SL
	t _F	0.050	0.036 + 0.007*SL	0.037 + 0.007*SL	0.031 + 0.007*SL
	t _{PLH}	0.134	0.123 + 0.005*SL	0.127 + 0.004*SL	0.129 + 0.004*SL
	t _{PHL}	0.143	0.131 + 0.006*SL	0.137 + 0.004*SL	0.146 + 0.004*SL
CI to CO	t _R	0.042	0.023 + 0.009*SL	0.023 + 0.009*SL	0.017 + 0.010*SL
	t _F	0.046	0.030 + 0.008*SL	0.034 + 0.007*SL	0.030 + 0.007*SL
	t _{PLH}	0.076	0.065 + 0.005*SL	0.068 + 0.004*SL	0.071 + 0.004*SL
	t _{PHL}	0.083	0.071 + 0.006*SL	0.078 + 0.004*SL	0.086 + 0.004*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 15, *Group3 : 15 < SL

FA/FAD2/FAD4

Full Adder with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

FAD2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.043	0.033 + 0.005*SL	0.035 + 0.004*SL	0.024 + 0.005*SL
	t _F	0.045	0.035 + 0.005*SL	0.040 + 0.004*SL	0.039 + 0.004*SL
	t _{PLH}	0.126	0.119 + 0.003*SL	0.123 + 0.002*SL	0.130 + 0.002*SL
	t _{PHL}	0.129	0.121 + 0.004*SL	0.126 + 0.003*SL	0.141 + 0.002*SL
B to S	t _R	0.043	0.032 + 0.005*SL	0.036 + 0.004*SL	0.026 + 0.005*SL
	t _F	0.047	0.038 + 0.005*SL	0.042 + 0.003*SL	0.039 + 0.004*SL
	t _{PLH}	0.147	0.139 + 0.004*SL	0.144 + 0.002*SL	0.151 + 0.002*SL
	t _{PHL}	0.150	0.142 + 0.004*SL	0.147 + 0.003*SL	0.162 + 0.002*SL
CI to S	t _R	0.038	0.028 + 0.005*SL	0.031 + 0.004*SL	0.022 + 0.005*SL
	t _F	0.047	0.037 + 0.005*SL	0.043 + 0.004*SL	0.042 + 0.004*SL
	t _{PLH}	0.101	0.094 + 0.003*SL	0.098 + 0.002*SL	0.104 + 0.002*SL
	t _{PHL}	0.102	0.094 + 0.004*SL	0.100 + 0.003*SL	0.115 + 0.002*SL
A to CO	t _R	0.041	0.032 + 0.005*SL	0.033 + 0.005*SL	0.024 + 0.005*SL
	t _F	0.046	0.037 + 0.005*SL	0.041 + 0.004*SL	0.041 + 0.004*SL
	t _{PLH}	0.125	0.118 + 0.003*SL	0.122 + 0.002*SL	0.129 + 0.002*SL
	t _{PHL}	0.130	0.122 + 0.004*SL	0.127 + 0.003*SL	0.143 + 0.002*SL
B to CO	t _R	0.046	0.036 + 0.005*SL	0.038 + 0.004*SL	0.026 + 0.005*SL
	t _F	0.049	0.042 + 0.003*SL	0.041 + 0.004*SL	0.044 + 0.004*SL
	t _{PLH}	0.140	0.133 + 0.003*SL	0.138 + 0.002*SL	0.144 + 0.002*SL
	t _{PHL}	0.150	0.142 + 0.004*SL	0.148 + 0.003*SL	0.163 + 0.002*SL
CI to CO	t _R	0.038	0.028 + 0.005*SL	0.029 + 0.005*SL	0.022 + 0.005*SL
	t _F	0.046	0.038 + 0.004*SL	0.039 + 0.004*SL	0.042 + 0.004*SL
	t _{PLH}	0.080	0.073 + 0.003*SL	0.077 + 0.002*SL	0.083 + 0.002*SL
	t _{PHL}	0.089	0.080 + 0.004*SL	0.086 + 0.003*SL	0.102 + 0.002*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 26, *Group3 : 26 < SL

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

FAD4


Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.047	0.042 + 0.002*SL	0.043 + 0.002*SL	0.035 + 0.002*SL
	t _F	0.054	0.048 + 0.003*SL	0.051 + 0.002*SL	0.054 + 0.002*SL
	t _{PLH}	0.141	0.137 + 0.002*SL	0.140 + 0.001*SL	0.152 + 0.001*SL
	t _{PHL}	0.146	0.142 + 0.002*SL	0.145 + 0.001*SL	0.166 + 0.001*SL
B to S	t _R	0.048	0.042 + 0.003*SL	0.044 + 0.002*SL	0.035 + 0.002*SL
	t _F	0.053	0.050 + 0.001*SL	0.048 + 0.002*SL	0.052 + 0.002*SL
	t _{PLH}	0.171	0.167 + 0.002*SL	0.170 + 0.001*SL	0.183 + 0.001*SL
	t _{PHL}	0.176	0.171 + 0.002*SL	0.175 + 0.001*SL	0.195 + 0.001*SL
Cl to S	t _R	0.044	0.037 + 0.003*SL	0.041 + 0.002*SL	0.032 + 0.002*SL
	t _F	0.054	0.049 + 0.002*SL	0.050 + 0.002*SL	0.054 + 0.002*SL
	t _{PLH}	0.124	0.119 + 0.002*SL	0.122 + 0.001*SL	0.135 + 0.001*SL
	t _{PHL}	0.123	0.118 + 0.002*SL	0.122 + 0.001*SL	0.143 + 0.001*SL
A to CO	t _R	0.048	0.043 + 0.002*SL	0.044 + 0.002*SL	0.034 + 0.002*SL
	t _F	0.053	0.049 + 0.002*SL	0.050 + 0.002*SL	0.055 + 0.002*SL
	t _{PLH}	0.140	0.136 + 0.002*SL	0.139 + 0.001*SL	0.151 + 0.001*SL
	t _{PHL}	0.146	0.141 + 0.002*SL	0.145 + 0.001*SL	0.166 + 0.001*SL
B to CO	t _R	0.049	0.044 + 0.003*SL	0.046 + 0.002*SL	0.037 + 0.002*SL
	t _F	0.056	0.052 + 0.002*SL	0.052 + 0.002*SL	0.059 + 0.002*SL
	t _{PLH}	0.156	0.152 + 0.002*SL	0.155 + 0.001*SL	0.168 + 0.001*SL
	t _{PHL}	0.168	0.163 + 0.002*SL	0.166 + 0.001*SL	0.187 + 0.001*SL
Cl to CO	t _R	0.041	0.035 + 0.003*SL	0.038 + 0.002*SL	0.033 + 0.002*SL
	t _F	0.052	0.047 + 0.003*SL	0.050 + 0.002*SL	0.056 + 0.002*SL
	t _{PLH}	0.091	0.087 + 0.002*SL	0.090 + 0.001*SL	0.102 + 0.001*SL
	t _{PHL}	0.101	0.096 + 0.002*SL	0.100 + 0.001*SL	0.122 + 0.001*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 49, *Group3 : 49 < SL

HA/HAD2/HAD4

Half Adder with 1X/2X/4X Drive

Logic Symbol




Truth Table

A	B	S	CO
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Cell Data

Input Load (SL)						Gate Count		
HA		HAD2		HAD4		HA	HAD2	HAD4
A	B	A	B	A	B			
2.0	2.1	2.0	2.2	2.0	2.3	4.67	5.67	7.33

Schematic Diagram



Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

HA

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.042	0.023 + 0.009*SL	0.024 + 0.009*SL	0.016 + 0.010*SL
	t _F	0.045	0.031 + 0.007*SL	0.032 + 0.007*SL	0.029 + 0.007*SL
	t _{PLH}	0.085	0.074 + 0.005*SL	0.078 + 0.004*SL	0.079 + 0.004*SL
	t _{PHL}	0.088	0.076 + 0.006*SL	0.082 + 0.004*SL	0.089 + 0.004*SL
B to S	t _R	0.045	0.030 + 0.008*SL	0.023 + 0.009*SL	0.016 + 0.010*SL
	t _F	0.042	0.026 + 0.008*SL	0.031 + 0.007*SL	0.026 + 0.007*SL
	t _{PLH}	0.073	0.062 + 0.005*SL	0.065 + 0.004*SL	0.067 + 0.004*SL
	t _{PHL}	0.073	0.061 + 0.006*SL	0.067 + 0.004*SL	0.074 + 0.004*SL
A to CO	t _R	0.038	0.020 + 0.009*SL	0.017 + 0.010*SL	0.012 + 0.010*SL
	t _F	0.030	0.016 + 0.007*SL	0.015 + 0.007*SL	0.013 + 0.007*SL
	t _{PLH}	0.054	0.044 + 0.005*SL	0.047 + 0.004*SL	0.048 + 0.004*SL
	t _{PHL}	0.054	0.045 + 0.005*SL	0.047 + 0.004*SL	0.048 + 0.004*SL
B to CO	t _R	0.038	0.020 + 0.009*SL	0.019 + 0.009*SL	0.013 + 0.010*SL
	t _F	0.031	0.017 + 0.007*SL	0.015 + 0.007*SL	0.013 + 0.007*SL
	t _{PLH}	0.055	0.045 + 0.005*SL	0.047 + 0.004*SL	0.048 + 0.004*SL
	t _{PHL}	0.052	0.043 + 0.005*SL	0.046 + 0.004*SL	0.047 + 0.004*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 15, *Group3 : 15 < SL

HAD2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.037	0.027 + 0.005*SL	0.029 + 0.004*SL	0.020 + 0.005*SL
	t _F	0.044	0.035 + 0.005*SL	0.039 + 0.003*SL	0.037 + 0.004*SL
	t _{PLH}	0.088	0.082 + 0.003*SL	0.085 + 0.002*SL	0.090 + 0.002*SL
	t _{PHL}	0.092	0.084 + 0.004*SL	0.089 + 0.002*SL	0.102 + 0.002*SL
B to S	t _R	0.037	0.026 + 0.005*SL	0.030 + 0.004*SL	0.020 + 0.005*SL
	t _F	0.038	0.029 + 0.005*SL	0.033 + 0.004*SL	0.033 + 0.004*SL
	t _{PLH}	0.074	0.068 + 0.003*SL	0.071 + 0.002*SL	0.077 + 0.002*SL
	t _{PHL}	0.073	0.066 + 0.004*SL	0.071 + 0.002*SL	0.084 + 0.002*SL
A to CO	t _R	0.031	0.022 + 0.005*SL	0.021 + 0.005*SL	0.016 + 0.005*SL
	t _F	0.025	0.019 + 0.003*SL	0.017 + 0.004*SL	0.016 + 0.004*SL
	t _{PLH}	0.057	0.051 + 0.003*SL	0.054 + 0.002*SL	0.058 + 0.002*SL
	t _{PHL}	0.056	0.050 + 0.003*SL	0.053 + 0.002*SL	0.057 + 0.002*SL
B to CO	t _R	0.031	0.021 + 0.005*SL	0.022 + 0.005*SL	0.016 + 0.005*SL
	t _F	0.026	0.018 + 0.004*SL	0.019 + 0.004*SL	0.015 + 0.004*SL
	t _{PLH}	0.058	0.052 + 0.003*SL	0.055 + 0.002*SL	0.058 + 0.002*SL
	t _{PHL}	0.054	0.049 + 0.003*SL	0.052 + 0.002*SL	0.056 + 0.002*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 26, *Group3 : 26 < SL

HA/HAD2/HAD4

Half Adder with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

HAD4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
A to S	t _R	0.044	0.038 + 0.003*SL	0.041 + 0.002*SL	0.032 + 0.002*SL
	t _F	0.054	0.050 + 0.002*SL	0.050 + 0.002*SL	0.053 + 0.002*SL
	t _{PLH}	0.101	0.097 + 0.002*SL	0.100 + 0.001*SL	0.111 + 0.001*SL
	t _{PHL}	0.107	0.102 + 0.002*SL	0.106 + 0.001*SL	0.127 + 0.001*SL
B to S	t _R	0.041	0.035 + 0.003*SL	0.037 + 0.002*SL	0.031 + 0.002*SL
	t _F	0.050	0.046 + 0.002*SL	0.047 + 0.002*SL	0.055 + 0.002*SL
	t _{PLH}	0.086	0.082 + 0.002*SL	0.085 + 0.001*SL	0.097 + 0.001*SL
	t _{PHL}	0.090	0.086 + 0.002*SL	0.089 + 0.001*SL	0.110 + 0.001*SL
A to CO	t _R	0.033	0.030 + 0.002*SL	0.028 + 0.002*SL	0.022 + 0.002*SL
	t _F	0.029	0.025 + 0.002*SL	0.026 + 0.002*SL	0.025 + 0.002*SL
	t _{PLH}	0.065	0.061 + 0.002*SL	0.063 + 0.001*SL	0.071 + 0.001*SL
	t _{PHL}	0.067	0.063 + 0.002*SL	0.066 + 0.001*SL	0.075 + 0.001*SL
B to CO	t _R	0.033	0.028 + 0.002*SL	0.028 + 0.002*SL	0.022 + 0.002*SL
	t _F	0.028	0.024 + 0.002*SL	0.025 + 0.002*SL	0.024 + 0.002*SL
	t _{PLH}	0.065	0.061 + 0.002*SL	0.064 + 0.001*SL	0.071 + 0.001*SL
	t _{PHL}	0.065	0.062 + 0.002*SL	0.064 + 0.001*SL	0.074 + 0.001*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 49, *Group3 : 49 < SL


Cell List

Cell Name	Function Description
MX2	2 > 1 Non-Inverting MUX with 1X Drive
MX2D2	2 > 1 Non-Inverting MUX with 2X Drive
MX2D4	2 > 1 Non-Inverting MUX with 4X Drive
MX2D8	2 > 1 Non-Inverting MUX with 8X Drive
MX2I	2 > 1 Inverting MUX with 1X Drive
MX2ID2	2 > 1 Inverting MUX with 2X Drive
MX2ID4	2 > 1 Inverting MUX with 4X Drive
MX2IA	2 > 1 Inverting MUX with Separate S and SN Inputs, 1X Drive
MX2ID2A	2 > 1 Inverting MUX with Separate S and SN Inputs, 2X Drive
MX2ID4A	2 > 1 Inverting MUX with Separate S and SN Inputs, 4X Drive
MX4	4 > 1 Non-Inverting MUX with 1X Drive
MX4D2	4 > 1 Non-Inverting MUX with 2X Drive
MX4D4	4 > 1 Non-Inverting MUX with 4X Drive
MX8	8 > 1 Non-Inverting MUX with 1X Drive
MX8D2	8 > 1 Non-Inverting MUX with 2X Drive
MX8D4	8 > 1 Non-inverting MUX with 4X Drive

MX2/MX2D2/MX2D4/MX2D8

2 > 1 Non-Inverting MUX with 1X/2X/4X/8X Drive

Logic Symbol




Truth Table

D0	D1	S	Y
0	x	0	0
1	x	0	1
x	0	1	0
x	1	1	1

Cell Data

Input Load (SL)											
MX2			MX2D2			MX2D4			MX2D8		
D0	D1	S	D0	D1	S	D0	D1	S	D0	D1	S
1.0	1.0	1.0	1.0	1.0	1.3	1.0	1.0	1.3	2.0	2.1	1.8
Gate Count											
MX2			MX2D2			MX2D4			MX2D8		
3.00			3.33			4.33			7.00		

Schematic Diagram



MX2/MX2D2/MX2D4/MX2D8

2 > 1 Non-Inverting MUX with 1X/2X/4X/8X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t_R	0.044	$0.029 + 0.007*SL$	$0.021 + 0.010*SL$	$0.017 + 0.010*SL$
	t_F	0.043	$0.027 + 0.008*SL$	$0.030 + 0.007*SL$	$0.026 + 0.007*SL$
	t_{PLH}	0.064	$0.053 + 0.005*SL$	$0.057 + 0.004*SL$	$0.059 + 0.004*SL$
	t_{PHL}	0.068	$0.056 + 0.006*SL$	$0.062 + 0.004*SL$	$0.069 + 0.004*SL$
D1 to Y	t_R	0.044	$0.029 + 0.007*SL$	$0.020 + 0.010*SL$	$0.017 + 0.010*SL$
	t_F	0.043	$0.027 + 0.008*SL$	$0.031 + 0.007*SL$	$0.027 + 0.007*SL$
	t_{PLH}	0.063	$0.053 + 0.005*SL$	$0.056 + 0.004*SL$	$0.058 + 0.004*SL$
	t_{PHL}	0.069	$0.057 + 0.006*SL$	$0.063 + 0.004*SL$	$0.071 + 0.004*SL$
S to Y	t_R	0.044	$0.027 + 0.009*SL$	$0.025 + 0.009*SL$	$0.016 + 0.010*SL$
	t_F	0.043	$0.027 + 0.008*SL$	$0.031 + 0.007*SL$	$0.025 + 0.007*SL$
	t_{PLH}	0.078	$0.067 + 0.005*SL$	$0.071 + 0.004*SL$	$0.072 + 0.004*SL$
	t_{PHL}	0.074	$0.063 + 0.006*SL$	$0.069 + 0.004*SL$	$0.075 + 0.004*SL$

*Group1 : $SL < 4$, *Group2 : $4 \leq SL \leq 15$, *Group3 : $15 < SL$

MX2D2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t_R	0.038	$0.029 + 0.004*SL$	$0.029 + 0.005*SL$	$0.021 + 0.005*SL$
	t_F	0.040	$0.030 + 0.005*SL$	$0.035 + 0.004*SL$	$0.034 + 0.004*SL$
	t_{PLH}	0.067	$0.060 + 0.003*SL$	$0.064 + 0.002*SL$	$0.070 + 0.002*SL$
	t_{PHL}	0.071	$0.063 + 0.004*SL$	$0.068 + 0.002*SL$	$0.081 + 0.002*SL$
D1 to Y	t_R	0.038	$0.029 + 0.004*SL$	$0.028 + 0.005*SL$	$0.021 + 0.005*SL$
	t_F	0.040	$0.030 + 0.005*SL$	$0.035 + 0.004*SL$	$0.034 + 0.004*SL$
	t_{PLH}	0.066	$0.059 + 0.003*SL$	$0.063 + 0.002*SL$	$0.068 + 0.002*SL$
	t_{PHL}	0.071	$0.064 + 0.004*SL$	$0.069 + 0.002*SL$	$0.081 + 0.002*SL$
S to Y	t_R	0.039	$0.029 + 0.005*SL$	$0.030 + 0.004*SL$	$0.021 + 0.005*SL$
	t_F	0.037	$0.027 + 0.005*SL$	$0.033 + 0.004*SL$	$0.033 + 0.004*SL$
	t_{PLH}	0.076	$0.069 + 0.003*SL$	$0.073 + 0.002*SL$	$0.078 + 0.002*SL$
	t_{PHL}	0.074	$0.067 + 0.004*SL$	$0.072 + 0.002*SL$	$0.084 + 0.002*SL$

*Group1 : $SL < 4$, *Group2 : $4 \leq SL \leq 26$, *Group3 : $26 < SL$

MX2/MX2D2/MX2D4/MX2D8

2 > 1 Non-Inverting MUX with 1X/2X/4X/8X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX2D4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.042	$0.037 + 0.003*SL$	$0.039 + 0.002*SL$	$0.033 + 0.002*SL$
	t _F	0.050	$0.046 + 0.002*SL$	$0.047 + 0.002*SL$	$0.053 + 0.002*SL$
	t _{PLH}	0.082	$0.078 + 0.002*SL$	$0.080 + 0.001*SL$	$0.092 + 0.001*SL$
	t _{PHL}	0.087	$0.082 + 0.002*SL$	$0.086 + 0.001*SL$	$0.106 + 0.001*SL$
D1 to Y	t _R	0.042	$0.037 + 0.003*SL$	$0.039 + 0.002*SL$	$0.032 + 0.002*SL$
	t _F	0.051	$0.046 + 0.002*SL$	$0.047 + 0.002*SL$	$0.053 + 0.002*SL$
	t _{PLH}	0.080	$0.076 + 0.002*SL$	$0.079 + 0.001*SL$	$0.091 + 0.001*SL$
	t _{PHL}	0.087	$0.083 + 0.002*SL$	$0.086 + 0.001*SL$	$0.107 + 0.001*SL$
S to Y	t _R	0.045	$0.039 + 0.003*SL$	$0.041 + 0.002*SL$	$0.033 + 0.002*SL$
	t _F	0.051	$0.047 + 0.002*SL$	$0.047 + 0.002*SL$	$0.053 + 0.002*SL$
	t _{PLH}	0.088	$0.084 + 0.002*SL$	$0.087 + 0.001*SL$	$0.099 + 0.001*SL$
	t _{PHL}	0.092	$0.087 + 0.002*SL$	$0.091 + 0.001*SL$	$0.111 + 0.001*SL$

*Group1 : SL < 4, *Group2 : $4 \leq SL \leq 49$, *Group3 : $49 < SL$

MX2D8


Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.047	$0.045 + 0.001*SL$	$0.045 + 0.001*SL$	$0.038 + 0.001*SL$
	t _F	0.054	$0.053 + 0.001*SL$	$0.052 + 0.001*SL$	$0.059 + 0.001*SL$
	t _{PLH}	0.083	$0.081 + 0.001*SL$	$0.082 + 0.001*SL$	$0.098 + 0.001*SL$
	t _{PHL}	0.091	$0.089 + 0.001*SL$	$0.091 + 0.001*SL$	$0.114 + 0.001*SL$
D1 to Y	t _R	0.045	$0.041 + 0.002*SL$	$0.044 + 0.001*SL$	$0.037 + 0.001*SL$
	t _F	0.054	$0.053 + 0.001*SL$	$0.052 + 0.001*SL$	$0.059 + 0.001*SL$
	t _{PLH}	0.081	$0.079 + 0.001*SL$	$0.081 + 0.001*SL$	$0.096 + 0.001*SL$
	t _{PHL}	0.092	$0.089 + 0.001*SL$	$0.091 + 0.001*SL$	$0.114 + 0.001*SL$
S to Y	t _R	0.045	$0.044 + 0.001*SL$	$0.043 + 0.001*SL$	$0.038 + 0.001*SL$
	t _F	0.055	$0.053 + 0.001*SL$	$0.053 + 0.001*SL$	$0.058 + 0.001*SL$
	t _{PLH}	0.087	$0.085 + 0.001*SL$	$0.086 + 0.001*SL$	$0.102 + 0.001*SL$
	t _{PHL}	0.092	$0.089 + 0.001*SL$	$0.091 + 0.001*SL$	$0.115 + 0.001*SL$

*Group1 : SL < 4, *Group2 : $4 \leq SL \leq 95$, *Group3 : $95 < SL$

MX2I/MX2ID2/MX2ID4

2 > 1 Inverting MUX with 1X/2X/4X Drive

Logic Symbol




Truth Table

D0	D1	S	YN
0	x	0	1
1	x	0	0
x	0	1	1
x	1	1	0

Cell Data

Input Load (SL)								
MX2I			MX2ID2			MX2ID4		
D0	D1	S	D0	D1	S	D0	D1	S
1.1	1.1	1.7	2.1	2.1	2.7	1.1	1.1	1.7
Gate Count								
MX2I			MX2ID2			MX2ID4		
2.67			4.33			4.67		

Schematic Diagram



Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX2I

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t_R	0.093	$0.056 + 0.018 \cdot \text{SL}$	$0.053 + 0.019 \cdot \text{SL}$	$0.046 + 0.020 \cdot \text{SL}$
	t_F	0.061	$0.040 + 0.010 \cdot \text{SL}$	$0.038 + 0.011 \cdot \text{SL}$	$0.029 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.053	$0.036 + 0.009 \cdot \text{SL}$	$0.035 + 0.009 \cdot \text{SL}$	$0.035 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.039	$0.026 + 0.006 \cdot \text{SL}$	$0.029 + 0.006 \cdot \text{SL}$	$0.029 + 0.006 \cdot \text{SL}$
D1 to YN	t_R	0.089	$0.051 + 0.019 \cdot \text{SL}$	$0.050 + 0.019 \cdot \text{SL}$	$0.047 + 0.020 \cdot \text{SL}$
	t_F	0.076	$0.056 + 0.010 \cdot \text{SL}$	$0.054 + 0.011 \cdot \text{SL}$	$0.045 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.070	$0.052 + 0.009 \cdot \text{SL}$	$0.053 + 0.009 \cdot \text{SL}$	$0.053 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.051	$0.038 + 0.006 \cdot \text{SL}$	$0.040 + 0.006 \cdot \text{SL}$	$0.041 + 0.006 \cdot \text{SL}$
S to YN	t_R	0.088	$0.051 + 0.019 \cdot \text{SL}$	$0.047 + 0.020 \cdot \text{SL}$	$0.046 + 0.020 \cdot \text{SL}$
	t_F	0.067	$0.045 + 0.011 \cdot \text{SL}$	$0.044 + 0.011 \cdot \text{SL}$	$0.040 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.065	$0.047 + 0.009 \cdot \text{SL}$	$0.048 + 0.009 \cdot \text{SL}$	$0.048 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.071	$0.059 + 0.006 \cdot \text{SL}$	$0.060 + 0.006 \cdot \text{SL}$	$0.061 + 0.006 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 15$, *Group3 : $15 < \text{SL}$

MX2I/MX2ID2/MX2ID4

2 > 1 Inverting MUX with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX2ID2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t _R	0.075	0.058 + 0.009*SL	0.055 + 0.009*SL	0.045 + 0.010*SL
	t _F	0.051	0.042 + 0.005*SL	0.040 + 0.005*SL	0.031 + 0.006*SL
	t _{PLH}	0.044	0.035 + 0.004*SL	0.035 + 0.004*SL	0.035 + 0.004*SL
	t _{PHL}	0.032	0.024 + 0.004*SL	0.028 + 0.003*SL	0.029 + 0.003*SL
D1 to YN	t _R	0.071	0.051 + 0.010*SL	0.051 + 0.010*SL	0.048 + 0.010*SL
	t _F	0.066	0.057 + 0.005*SL	0.055 + 0.005*SL	0.045 + 0.006*SL
	t _{PLH}	0.061	0.052 + 0.005*SL	0.052 + 0.004*SL	0.053 + 0.004*SL
	t _{PHL}	0.044	0.038 + 0.003*SL	0.039 + 0.003*SL	0.040 + 0.003*SL
S to YN	t _R	0.069	0.050 + 0.009*SL	0.048 + 0.010*SL	0.047 + 0.010*SL
	t _F	0.053	0.044 + 0.005*SL	0.041 + 0.006*SL	0.036 + 0.006*SL
	t _{PLH}	0.067	0.058 + 0.004*SL	0.058 + 0.004*SL	0.058 + 0.004*SL
	t _{PHL}	0.082	0.075 + 0.004*SL	0.078 + 0.003*SL	0.081 + 0.003*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 26, *Group3 : 26 < SL

MX2ID4


Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t _R	0.031	0.025 + 0.003*SL	0.028 + 0.002*SL	0.018 + 0.002*SL
	t _F	0.026	0.022 + 0.002*SL	0.023 + 0.002*SL	0.021 + 0.002*SL
	t _{PLH}	0.101	0.098 + 0.002*SL	0.100 + 0.001*SL	0.105 + 0.001*SL
	t _{PHL}	0.086	0.083 + 0.002*SL	0.085 + 0.001*SL	0.093 + 0.001*SL
D1 to YN	t _R	0.031	0.025 + 0.003*SL	0.028 + 0.002*SL	0.018 + 0.002*SL
	t _F	0.028	0.023 + 0.002*SL	0.025 + 0.002*SL	0.021 + 0.002*SL
	t _{PLH}	0.118	0.115 + 0.002*SL	0.117 + 0.001*SL	0.122 + 0.001*SL
	t _{PHL}	0.100	0.096 + 0.002*SL	0.099 + 0.001*SL	0.107 + 0.001*SL
S to YN	t _R	0.031	0.025 + 0.003*SL	0.027 + 0.002*SL	0.017 + 0.002*SL
	t _F	0.027	0.023 + 0.002*SL	0.025 + 0.002*SL	0.021 + 0.002*SL
	t _{PLH}	0.113	0.110 + 0.002*SL	0.112 + 0.001*SL	0.116 + 0.001*SL
	t _{PHL}	0.118	0.114 + 0.002*SL	0.117 + 0.001*SL	0.124 + 0.001*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 49, *Group3 : 49 < SL

MX2IA/MX2ID2A/MX2ID4A

2 > 1 Inverting MUX with Separate S and SN Inputs, 1X/2X/4X Drive

Logic Symbol




Truth Table

D0	D1	S	SN	YN
0	x	0	1	1
1	x	0	1	0
x	0	1	0	1
x	1	1	0	0

Cell Data

Input Load (SL)											
MX2IA				MX2ID2A				MX2ID4A			
D0	D1	S	SN	D0	D1	S	SN	D0	D1	S	SN
1.1	1.1	1.1	1.1	2.1	2.1	2.3	2.2	1.1	1.1	1.1	1.1
Gate Count											
MX2IA				MX2ID2A				MX2ID4A			
2.00				3.67				4.33			

Schematic Diagram



MX2IA/MX2ID2A/MX2ID4A

2 > 1 Inverting MUX with Separate S and SN Inputs, 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX2IA

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t_R	0.092	$0.056 + 0.018 \cdot \text{SL}$	$0.052 + 0.019 \cdot \text{SL}$	$0.045 + 0.020 \cdot \text{SL}$
	t_F	0.059	$0.039 + 0.010 \cdot \text{SL}$	$0.035 + 0.011 \cdot \text{SL}$	$0.028 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.052	$0.035 + 0.009 \cdot \text{SL}$	$0.035 + 0.009 \cdot \text{SL}$	$0.035 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.038	$0.025 + 0.006 \cdot \text{SL}$	$0.028 + 0.006 \cdot \text{SL}$	$0.029 + 0.006 \cdot \text{SL}$
D1 to YN	t_R	0.088	$0.051 + 0.019 \cdot \text{SL}$	$0.049 + 0.019 \cdot \text{SL}$	$0.045 + 0.020 \cdot \text{SL}$
	t_F	0.071	$0.049 + 0.011 \cdot \text{SL}$	$0.049 + 0.011 \cdot \text{SL}$	$0.041 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.069	$0.051 + 0.009 \cdot \text{SL}$	$0.052 + 0.009 \cdot \text{SL}$	$0.052 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.051	$0.038 + 0.006 \cdot \text{SL}$	$0.039 + 0.006 \cdot \text{SL}$	$0.041 + 0.006 \cdot \text{SL}$
S to YN	t_R	0.094	$0.057 + 0.019 \cdot \text{SL}$	$0.054 + 0.019 \cdot \text{SL}$	$0.052 + 0.020 \cdot \text{SL}$
	t_F	0.069	$0.048 + 0.010 \cdot \text{SL}$	$0.046 + 0.011 \cdot \text{SL}$	$0.040 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.073	$0.055 + 0.009 \cdot \text{SL}$	$0.056 + 0.009 \cdot \text{SL}$	$0.056 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.051	$0.039 + 0.006 \cdot \text{SL}$	$0.040 + 0.006 \cdot \text{SL}$	$0.042 + 0.006 \cdot \text{SL}$
SN to YN	t_R	0.098	$0.062 + 0.018 \cdot \text{SL}$	$0.057 + 0.019 \cdot \text{SL}$	$0.051 + 0.020 \cdot \text{SL}$
	t_F	0.057	$0.034 + 0.011 \cdot \text{SL}$	$0.036 + 0.011 \cdot \text{SL}$	$0.026 + 0.011 \cdot \text{SL}$
	t_{PLH}	0.056	$0.039 + 0.009 \cdot \text{SL}$	$0.039 + 0.009 \cdot \text{SL}$	$0.039 + 0.009 \cdot \text{SL}$
	t_{PHL}	0.039	$0.026 + 0.007 \cdot \text{SL}$	$0.029 + 0.006 \cdot \text{SL}$	$0.030 + 0.006 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 15$, *Group3 : $15 < \text{SL}$

MX2ID2A

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t_R	0.075	$0.057 + 0.009 \cdot \text{SL}$	$0.055 + 0.009 \cdot \text{SL}$	$0.045 + 0.010 \cdot \text{SL}$
	t_F	0.051	$0.041 + 0.005 \cdot \text{SL}$	$0.040 + 0.005 \cdot \text{SL}$	$0.029 + 0.006 \cdot \text{SL}$
	t_{PLH}	0.044	$0.035 + 0.004 \cdot \text{SL}$	$0.036 + 0.004 \cdot \text{SL}$	$0.035 + 0.004 \cdot \text{SL}$
	t_{PHL}	0.032	$0.024 + 0.004 \cdot \text{SL}$	$0.028 + 0.003 \cdot \text{SL}$	$0.029 + 0.003 \cdot \text{SL}$
D1 to YN	t_R	0.069	$0.051 + 0.009 \cdot \text{SL}$	$0.049 + 0.010 \cdot \text{SL}$	$0.046 + 0.010 \cdot \text{SL}$
	t_F	0.060	$0.049 + 0.005 \cdot \text{SL}$	$0.049 + 0.005 \cdot \text{SL}$	$0.041 + 0.006 \cdot \text{SL}$
	t_{PLH}	0.059	$0.050 + 0.005 \cdot \text{SL}$	$0.051 + 0.004 \cdot \text{SL}$	$0.052 + 0.004 \cdot \text{SL}$
	t_{PHL}	0.044	$0.038 + 0.003 \cdot \text{SL}$	$0.039 + 0.003 \cdot \text{SL}$	$0.040 + 0.003 \cdot \text{SL}$
S to YN	t_R	0.076	$0.058 + 0.009 \cdot \text{SL}$	$0.056 + 0.010 \cdot \text{SL}$	$0.052 + 0.010 \cdot \text{SL}$
	t_F	0.056	$0.045 + 0.006 \cdot \text{SL}$	$0.046 + 0.005 \cdot \text{SL}$	$0.040 + 0.006 \cdot \text{SL}$
	t_{PLH}	0.063	$0.055 + 0.004 \cdot \text{SL}$	$0.055 + 0.004 \cdot \text{SL}$	$0.055 + 0.004 \cdot \text{SL}$
	t_{PHL}	0.045	$0.038 + 0.003 \cdot \text{SL}$	$0.039 + 0.003 \cdot \text{SL}$	$0.042 + 0.003 \cdot \text{SL}$
SN to YN	t_R	0.080	$0.063 + 0.009 \cdot \text{SL}$	$0.059 + 0.010 \cdot \text{SL}$	$0.051 + 0.010 \cdot \text{SL}$
	t_F	0.046	$0.036 + 0.005 \cdot \text{SL}$	$0.035 + 0.005 \cdot \text{SL}$	$0.027 + 0.006 \cdot \text{SL}$
	t_{PLH}	0.048	$0.039 + 0.004 \cdot \text{SL}$	$0.039 + 0.004 \cdot \text{SL}$	$0.039 + 0.004 \cdot \text{SL}$
	t_{PHL}	0.033	$0.025 + 0.004 \cdot \text{SL}$	$0.028 + 0.003 \cdot \text{SL}$	$0.030 + 0.003 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 26$, *Group3 : $26 < \text{SL}$

MX2IA/MX2ID2A/MX2ID4A

2 > 1 Inverting MUX with Separate S and SN Inputs, 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX2ID4A


Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to YN	t_R	0.031	$0.026 + 0.003*SL$	$0.028 + 0.002*SL$	$0.017 + 0.002*SL$
	t_F	0.026	$0.022 + 0.002*SL$	$0.023 + 0.002*SL$	$0.021 + 0.002*SL$
	t_{PLH}	0.101	$0.097 + 0.002*SL$	$0.099 + 0.001*SL$	$0.104 + 0.001*SL$
	t_{PHL}	0.086	$0.082 + 0.002*SL$	$0.085 + 0.001*SL$	$0.093 + 0.001*SL$
D1 to YN	t_R	0.031	$0.026 + 0.003*SL$	$0.028 + 0.002*SL$	$0.018 + 0.002*SL$
	t_F	0.027	$0.023 + 0.002*SL$	$0.023 + 0.002*SL$	$0.021 + 0.002*SL$
	t_{PLH}	0.117	$0.114 + 0.002*SL$	$0.116 + 0.001*SL$	$0.120 + 0.001*SL$
	t_{PHL}	0.099	$0.096 + 0.002*SL$	$0.098 + 0.001*SL$	$0.106 + 0.001*SL$
S to YN	t_R	0.031	$0.025 + 0.003*SL$	$0.027 + 0.002*SL$	$0.018 + 0.002*SL$
	t_F	0.028	$0.023 + 0.002*SL$	$0.026 + 0.002*SL$	$0.021 + 0.002*SL$
	t_{PLH}	0.122	$0.119 + 0.002*SL$	$0.121 + 0.001*SL$	$0.125 + 0.001*SL$
	t_{PHL}	0.100	$0.096 + 0.002*SL$	$0.099 + 0.001*SL$	$0.107 + 0.001*SL$
SN to YN	t_R	0.031	$0.026 + 0.002*SL$	$0.026 + 0.002*SL$	$0.016 + 0.002*SL$
	t_F	0.027	$0.022 + 0.002*SL$	$0.024 + 0.002*SL$	$0.021 + 0.002*SL$
	t_{PLH}	0.105	$0.102 + 0.002*SL$	$0.104 + 0.001*SL$	$0.109 + 0.001*SL$
	t_{PHL}	0.086	$0.083 + 0.002*SL$	$0.085 + 0.001*SL$	$0.093 + 0.001*SL$

*Group1 : $SL < 4$, *Group2 : $4 \leq SL \leq 49$, *Group3 : $49 < SL$

MX4/MX4D2/MX4D4

4 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Logic Symbol




Truth Table

S0	S1	Y
0	0	D0
1	0	D1
0	1	D2
1	1	D3

Cell Data

Input Load (SL)																		
MX4						MX4D2						MX4D4						
D0	D1	D2	D3	S0	S1	D0	D1	D2	D3	S0	S1	D0	D1	D2	D3	S0	S1	
1.0	1.0	1.0	1.0	2.3	1.2	1.0	1.0	1.0	1.0	2.3	1.2	1.0	1.0	1.0	1.0	2.3	1.2	
Gate Count																		
MX4						MX4D2						MX4D4						
6.33						6.67						7.67						

Schematic Diagram



Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.049	0.031 + 0.009*SL	0.030 + 0.009*SL	0.024 + 0.010*SL
	t _F	0.057	0.042 + 0.008*SL	0.045 + 0.007*SL	0.045 + 0.007*SL
	t _{PLH}	0.091	0.079 + 0.006*SL	0.084 + 0.005*SL	0.090 + 0.004*SL
	t _{PHL}	0.098	0.084 + 0.007*SL	0.092 + 0.005*SL	0.106 + 0.004*SL
D1 to Y	t _R	0.049	0.029 + 0.010*SL	0.032 + 0.009*SL	0.024 + 0.010*SL
	t _F	0.057	0.042 + 0.007*SL	0.044 + 0.007*SL	0.045 + 0.007*SL
	t _{PLH}	0.090	0.078 + 0.006*SL	0.083 + 0.005*SL	0.088 + 0.004*SL
	t _{PHL}	0.099	0.084 + 0.007*SL	0.093 + 0.005*SL	0.107 + 0.004*SL
D2 to Y	t _R	0.049	0.030 + 0.009*SL	0.030 + 0.009*SL	0.023 + 0.010*SL
	t _F	0.057	0.042 + 0.008*SL	0.043 + 0.007*SL	0.044 + 0.007*SL
	t _{PLH}	0.089	0.077 + 0.006*SL	0.083 + 0.005*SL	0.088 + 0.004*SL
	t _{PHL}	0.098	0.084 + 0.007*SL	0.092 + 0.005*SL	0.106 + 0.004*SL
D3 to Y	t _R	0.049	0.030 + 0.010*SL	0.031 + 0.009*SL	0.023 + 0.010*SL
	t _F	0.057	0.042 + 0.007*SL	0.044 + 0.007*SL	0.044 + 0.007*SL
	t _{PLH}	0.088	0.076 + 0.006*SL	0.082 + 0.005*SL	0.087 + 0.004*SL
	t _{PHL}	0.098	0.084 + 0.007*SL	0.093 + 0.005*SL	0.107 + 0.004*SL
S0 to Y	t _R	0.050	0.030 + 0.010*SL	0.033 + 0.009*SL	0.024 + 0.010*SL
	t _F	0.057	0.040 + 0.009*SL	0.047 + 0.007*SL	0.044 + 0.007*SL
	t _{PLH}	0.097	0.085 + 0.006*SL	0.091 + 0.005*SL	0.095 + 0.004*SL
	t _{PHL}	0.105	0.091 + 0.007*SL	0.099 + 0.005*SL	0.113 + 0.004*SL
S1 to Y	t _R	0.048	0.029 + 0.009*SL	0.029 + 0.009*SL	0.023 + 0.010*SL
	t _F	0.052	0.034 + 0.009*SL	0.041 + 0.007*SL	0.041 + 0.007*SL
	t _{PLH}	0.074	0.062 + 0.006*SL	0.068 + 0.005*SL	0.073 + 0.004*SL
	t _{PHL}	0.083	0.069 + 0.007*SL	0.077 + 0.005*SL	0.090 + 0.004*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 15, *Group3 : 15 < SL

MX4/MX4D2/MX4D4

4 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX4D2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t_R	0.046	$0.036 + 0.005*SL$	$0.037 + 0.005*SL$	$0.032 + 0.005*SL$
	t_F	0.060	$0.050 + 0.005*SL$	$0.055 + 0.004*SL$	$0.058 + 0.004*SL$
	t_{PLH}	0.096	$0.089 + 0.004*SL$	$0.093 + 0.003*SL$	$0.104 + 0.002*SL$
	t_{PHL}	0.105	$0.095 + 0.005*SL$	$0.102 + 0.003*SL$	$0.123 + 0.002*SL$
D1 to Y	t_R	0.045	$0.036 + 0.005*SL$	$0.037 + 0.005*SL$	$0.032 + 0.005*SL$
	t_F	0.060	$0.050 + 0.005*SL$	$0.055 + 0.004*SL$	$0.059 + 0.003*SL$
	t_{PLH}	0.095	$0.088 + 0.004*SL$	$0.092 + 0.003*SL$	$0.103 + 0.002*SL$
	t_{PHL}	0.105	$0.096 + 0.005*SL$	$0.103 + 0.003*SL$	$0.124 + 0.002*SL$
D2 to Y	t_R	0.045	$0.035 + 0.005*SL$	$0.038 + 0.005*SL$	$0.032 + 0.005*SL$
	t_F	0.060	$0.050 + 0.005*SL$	$0.055 + 0.004*SL$	$0.058 + 0.004*SL$
	t_{PLH}	0.095	$0.087 + 0.004*SL$	$0.092 + 0.003*SL$	$0.103 + 0.002*SL$
	t_{PHL}	0.105	$0.096 + 0.005*SL$	$0.102 + 0.003*SL$	$0.124 + 0.002*SL$
D3 to Y	t_R	0.045	$0.034 + 0.006*SL$	$0.038 + 0.005*SL$	$0.032 + 0.005*SL$
	t_F	0.060	$0.050 + 0.005*SL$	$0.055 + 0.004*SL$	$0.058 + 0.003*SL$
	t_{PLH}	0.094	$0.086 + 0.004*SL$	$0.091 + 0.003*SL$	$0.102 + 0.002*SL$
	t_{PHL}	0.105	$0.096 + 0.005*SL$	$0.103 + 0.003*SL$	$0.124 + 0.002*SL$
S0 to Y	t_R	0.046	$0.035 + 0.005*SL$	$0.037 + 0.005*SL$	$0.032 + 0.005*SL$
	t_F	0.060	$0.050 + 0.005*SL$	$0.055 + 0.004*SL$	$0.058 + 0.004*SL$
	t_{PLH}	0.102	$0.095 + 0.004*SL$	$0.099 + 0.003*SL$	$0.110 + 0.002*SL$
	t_{PHL}	0.112	$0.102 + 0.005*SL$	$0.109 + 0.003*SL$	$0.130 + 0.002*SL$
S1 to Y	t_R	0.044	$0.034 + 0.005*SL$	$0.035 + 0.005*SL$	$0.031 + 0.005*SL$
	t_F	0.057	$0.048 + 0.004*SL$	$0.050 + 0.004*SL$	$0.057 + 0.004*SL$
	t_{PLH}	0.078	$0.071 + 0.004*SL$	$0.076 + 0.003*SL$	$0.086 + 0.002*SL$
	t_{PHL}	0.090	$0.080 + 0.005*SL$	$0.087 + 0.003*SL$	$0.108 + 0.002*SL$

*Group1 : $SL < 4$, *Group2 : $4 \leq SL \leq 26$, *Group3 : $26 < SL$

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX4D4


Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.056	0.051 + 0.003*SL	0.053 + 0.002*SL	0.050 + 0.002*SL
	t _F	0.082	0.078 + 0.002*SL	0.079 + 0.002*SL	0.086 + 0.002*SL
	t _{PLH}	0.117	0.113 + 0.002*SL	0.115 + 0.001*SL	0.133 + 0.001*SL
	t _{PHL}	0.132	0.126 + 0.003*SL	0.130 + 0.002*SL	0.159 + 0.001*SL
D1 to Y	t _R	0.056	0.050 + 0.003*SL	0.053 + 0.002*SL	0.049 + 0.002*SL
	t _F	0.082	0.077 + 0.002*SL	0.079 + 0.002*SL	0.086 + 0.002*SL
	t _{PLH}	0.116	0.112 + 0.002*SL	0.114 + 0.001*SL	0.132 + 0.001*SL
	t _{PHL}	0.132	0.127 + 0.003*SL	0.131 + 0.002*SL	0.159 + 0.001*SL
D2 to Y	t _R	0.056	0.051 + 0.002*SL	0.052 + 0.002*SL	0.050 + 0.002*SL
	t _F	0.082	0.077 + 0.002*SL	0.078 + 0.002*SL	0.086 + 0.002*SL
	t _{PLH}	0.115	0.111 + 0.002*SL	0.114 + 0.001*SL	0.132 + 0.001*SL
	t _{PHL}	0.132	0.126 + 0.003*SL	0.130 + 0.002*SL	0.159 + 0.001*SL
D3 to Y	t _R	0.056	0.051 + 0.002*SL	0.052 + 0.002*SL	0.050 + 0.002*SL
	t _F	0.082	0.077 + 0.002*SL	0.079 + 0.002*SL	0.086 + 0.002*SL
	t _{PLH}	0.114	0.110 + 0.002*SL	0.113 + 0.001*SL	0.130 + 0.001*SL
	t _{PHL}	0.132	0.126 + 0.003*SL	0.131 + 0.002*SL	0.159 + 0.001*SL
S0 to Y	t _R	0.058	0.054 + 0.002*SL	0.052 + 0.002*SL	0.050 + 0.002*SL
	t _F	0.081	0.076 + 0.002*SL	0.077 + 0.002*SL	0.087 + 0.002*SL
	t _{PLH}	0.122	0.118 + 0.002*SL	0.121 + 0.001*SL	0.138 + 0.001*SL
	t _{PHL}	0.137	0.132 + 0.003*SL	0.136 + 0.002*SL	0.164 + 0.001*SL
S1 to Y	t _R	0.056	0.051 + 0.002*SL	0.051 + 0.002*SL	0.050 + 0.002*SL
	t _F	0.082	0.078 + 0.002*SL	0.077 + 0.002*SL	0.086 + 0.002*SL
	t _{PLH}	0.097	0.092 + 0.002*SL	0.095 + 0.001*SL	0.113 + 0.001*SL
	t _{PHL}	0.117	0.112 + 0.003*SL	0.116 + 0.002*SL	0.144 + 0.001*SL

*Group1 : SL < 4, *Group2 : 4 ≤ SL ≤ 49, *Group3 : 49 < SL

MX8/MX8D2/MX8D4

8 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Logic Symbol




Truth Table

S0	S1	S2	Y
0	0	0	D0
1	0	0	D1
0	1	0	D2
1	1	0	D3
0	0	1	D4
1	0	1	D5
0	1	1	D6
1	1	1	D7

Cell Data

Input Load (SL)											Gate Count
<i>MX8</i>											<i>MX8</i>
D0	D1	D2	D3	D4	D5	D6	D7	S0	S1	S2	
1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	2.1	1.2	12.00
<i>MX8D2</i>											<i>MX8D2</i>
D0	D1	D2	D3	D4	D5	D6	D7	S0	S1	S2	
1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	2.1	1.2	12.33
<i>MX8D4</i>											<i>MX8D4</i>
D0	D1	D2	D3	D4	D5	D6	D7	S0	S1	S2	
1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	2.1	1.2	13.33

Schematic Diagram



MX8/MX8D2/MX8D4

8 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX8

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.060	0.040 + 0.010*SL	0.044 + 0.009*SL	0.037 + 0.009*SL
	t _F	0.076	0.059 + 0.008*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.134	0.120 + 0.007*SL	0.127 + 0.005*SL	0.137 + 0.004*SL
	t _{PHL}	0.153	0.136 + 0.008*SL	0.147 + 0.006*SL	0.167 + 0.004*SL
D1 to Y	t _R	0.060	0.040 + 0.010*SL	0.044 + 0.009*SL	0.037 + 0.009*SL
	t _F	0.076	0.058 + 0.009*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.134	0.120 + 0.007*SL	0.127 + 0.005*SL	0.138 + 0.004*SL
	t _{PHL}	0.153	0.136 + 0.008*SL	0.147 + 0.006*SL	0.167 + 0.004*SL
D2 to Y	t _R	0.060	0.040 + 0.010*SL	0.042 + 0.009*SL	0.037 + 0.010*SL
	t _F	0.076	0.059 + 0.008*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.133	0.119 + 0.007*SL	0.126 + 0.005*SL	0.136 + 0.004*SL
	t _{PHL}	0.152	0.136 + 0.008*SL	0.146 + 0.006*SL	0.166 + 0.004*SL
D3 to Y	t _R	0.060	0.040 + 0.010*SL	0.043 + 0.009*SL	0.037 + 0.009*SL
	t _F	0.075	0.058 + 0.009*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.133	0.119 + 0.007*SL	0.126 + 0.005*SL	0.136 + 0.004*SL
	t _{PHL}	0.153	0.136 + 0.008*SL	0.146 + 0.006*SL	0.167 + 0.004*SL
D4 to Y	t _R	0.061	0.043 + 0.009*SL	0.041 + 0.009*SL	0.037 + 0.010*SL
	t _F	0.076	0.059 + 0.008*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.132	0.118 + 0.007*SL	0.125 + 0.005*SL	0.135 + 0.004*SL
	t _{PHL}	0.152	0.135 + 0.008*SL	0.146 + 0.006*SL	0.166 + 0.004*SL
D5 to Y	t _R	0.061	0.043 + 0.009*SL	0.041 + 0.009*SL	0.037 + 0.010*SL
	t _F	0.076	0.059 + 0.008*SL	0.064 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.132	0.118 + 0.007*SL	0.126 + 0.005*SL	0.135 + 0.004*SL
	t _{PHL}	0.152	0.135 + 0.008*SL	0.146 + 0.006*SL	0.166 + 0.004*SL
D6 to Y	t _R	0.059	0.040 + 0.009*SL	0.040 + 0.009*SL	0.034 + 0.010*SL
	t _F	0.075	0.059 + 0.008*SL	0.063 + 0.007*SL	0.065 + 0.007*SL
	t _{PLH}	0.129	0.115 + 0.007*SL	0.123 + 0.005*SL	0.133 + 0.004*SL
	t _{PHL}	0.150	0.133 + 0.008*SL	0.143 + 0.006*SL	0.163 + 0.004*SL
D7 to Y	t _R	0.059	0.040 + 0.009*SL	0.040 + 0.009*SL	0.034 + 0.010*SL
	t _F	0.075	0.059 + 0.008*SL	0.063 + 0.007*SL	0.065 + 0.007*SL
	t _{PLH}	0.129	0.115 + 0.007*SL	0.123 + 0.005*SL	0.133 + 0.004*SL
	t _{PHL}	0.150	0.133 + 0.008*SL	0.143 + 0.006*SL	0.163 + 0.004*SL
S0 to Y	t _R	0.061	0.041 + 0.010*SL	0.044 + 0.009*SL	0.038 + 0.009*SL
	t _F	0.075	0.059 + 0.008*SL	0.063 + 0.007*SL	0.067 + 0.007*SL
	t _{PLH}	0.197	0.183 + 0.007*SL	0.190 + 0.005*SL	0.200 + 0.004*SL
	t _{PHL}	0.215	0.198 + 0.008*SL	0.208 + 0.006*SL	0.229 + 0.004*SL
S1 to Y	t _R	0.058	0.037 + 0.010*SL	0.042 + 0.009*SL	0.036 + 0.010*SL
	t _F	0.072	0.056 + 0.008*SL	0.059 + 0.007*SL	0.063 + 0.007*SL
	t _{PLH}	0.106	0.092 + 0.007*SL	0.099 + 0.005*SL	0.109 + 0.004*SL
	t _{PHL}	0.118	0.102 + 0.008*SL	0.112 + 0.006*SL	0.132 + 0.004*SL

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX8

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
S2 to Y	t _R	0.053	$0.034 + 0.010 \cdot \text{SL}$	$0.034 + 0.009 \cdot \text{SL}$	$0.031 + 0.010 \cdot \text{SL}$
	t _F	0.060	$0.040 + 0.010 \cdot \text{SL}$	$0.048 + 0.008 \cdot \text{SL}$	$0.056 + 0.007 \cdot \text{SL}$
	t _{PLH}	0.078	$0.065 + 0.007 \cdot \text{SL}$	$0.071 + 0.005 \cdot \text{SL}$	$0.080 + 0.004 \cdot \text{SL}$
	t _{PHL}	0.087	$0.071 + 0.008 \cdot \text{SL}$	$0.081 + 0.005 \cdot \text{SL}$	$0.099 + 0.004 \cdot \text{SL}$

*Group1 : SL < 4, *Group2 : $4 \leq \text{SL} \leq 15$, *Group3 : 15 < SL

MX8/MX8D2/MX8D4

8 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07ns$, SL: Standard Load)

MX8D2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.057	0.046 + 0.006*SL	0.050 + 0.005*SL	0.045 + 0.005*SL
	t _F	0.080	0.072 + 0.004*SL	0.074 + 0.004*SL	0.082 + 0.003*SL
	t _{PLH}	0.142	0.133 + 0.004*SL	0.139 + 0.003*SL	0.155 + 0.002*SL
	t _{PHL}	0.164	0.153 + 0.005*SL	0.160 + 0.003*SL	0.187 + 0.002*SL
D1 to Y	t _R	0.057	0.047 + 0.005*SL	0.049 + 0.005*SL	0.046 + 0.005*SL
	t _F	0.081	0.073 + 0.004*SL	0.073 + 0.004*SL	0.082 + 0.003*SL
	t _{PLH}	0.142	0.134 + 0.004*SL	0.139 + 0.003*SL	0.155 + 0.002*SL
	t _{PHL}	0.164	0.153 + 0.005*SL	0.161 + 0.003*SL	0.188 + 0.002*SL
D2 to Y	t _R	0.056	0.045 + 0.006*SL	0.050 + 0.005*SL	0.046 + 0.005*SL
	t _F	0.080	0.072 + 0.004*SL	0.074 + 0.004*SL	0.081 + 0.003*SL
	t _{PLH}	0.141	0.132 + 0.004*SL	0.137 + 0.003*SL	0.153 + 0.002*SL
	t _{PHL}	0.163	0.153 + 0.005*SL	0.160 + 0.003*SL	0.187 + 0.002*SL
D3 to Y	t _R	0.057	0.045 + 0.006*SL	0.050 + 0.005*SL	0.046 + 0.005*SL
	t _F	0.080	0.072 + 0.004*SL	0.073 + 0.004*SL	0.082 + 0.003*SL
	t _{PLH}	0.141	0.133 + 0.004*SL	0.138 + 0.003*SL	0.154 + 0.002*SL
	t _{PHL}	0.163	0.153 + 0.005*SL	0.160 + 0.003*SL	0.187 + 0.002*SL
D4 to Y	t _R	0.055	0.045 + 0.005*SL	0.047 + 0.005*SL	0.047 + 0.005*SL
	t _F	0.080	0.071 + 0.005*SL	0.074 + 0.004*SL	0.081 + 0.004*SL
	t _{PLH}	0.140	0.131 + 0.004*SL	0.137 + 0.003*SL	0.153 + 0.002*SL
	t _{PHL}	0.163	0.152 + 0.005*SL	0.160 + 0.003*SL	0.186 + 0.002*SL
D5 to Y	t _R	0.055	0.045 + 0.005*SL	0.047 + 0.005*SL	0.047 + 0.005*SL
	t _F	0.080	0.071 + 0.004*SL	0.074 + 0.004*SL	0.081 + 0.004*SL
	t _{PLH}	0.140	0.132 + 0.004*SL	0.137 + 0.003*SL	0.153 + 0.002*SL
	t _{PHL}	0.163	0.152 + 0.005*SL	0.160 + 0.003*SL	0.186 + 0.002*SL
D6 to Y	t _R	0.056	0.045 + 0.005*SL	0.048 + 0.005*SL	0.046 + 0.005*SL
	t _F	0.078	0.068 + 0.005*SL	0.074 + 0.004*SL	0.081 + 0.003*SL
	t _{PLH}	0.137	0.129 + 0.004*SL	0.134 + 0.003*SL	0.150 + 0.002*SL
	t _{PHL}	0.160	0.150 + 0.005*SL	0.157 + 0.003*SL	0.184 + 0.002*SL
D7 to Y	t _R	0.056	0.045 + 0.005*SL	0.048 + 0.005*SL	0.046 + 0.005*SL
	t _F	0.078	0.068 + 0.005*SL	0.074 + 0.004*SL	0.081 + 0.003*SL
	t _{PLH}	0.137	0.129 + 0.004*SL	0.134 + 0.003*SL	0.150 + 0.002*SL
	t _{PHL}	0.160	0.150 + 0.005*SL	0.157 + 0.003*SL	0.184 + 0.002*SL
S0 to Y	t _R	0.058	0.048 + 0.005*SL	0.050 + 0.005*SL	0.047 + 0.005*SL
	t _F	0.081	0.073 + 0.004*SL	0.074 + 0.004*SL	0.083 + 0.003*SL
	t _{PLH}	0.204	0.196 + 0.004*SL	0.201 + 0.003*SL	0.217 + 0.002*SL
	t _{PHL}	0.225	0.215 + 0.005*SL	0.222 + 0.003*SL	0.249 + 0.002*SL
S1 to Y	t _R	0.056	0.046 + 0.005*SL	0.048 + 0.005*SL	0.045 + 0.005*SL
	t _F	0.077	0.068 + 0.005*SL	0.071 + 0.004*SL	0.080 + 0.003*SL
	t _{PLH}	0.113	0.104 + 0.004*SL	0.110 + 0.003*SL	0.126 + 0.002*SL
	t _{PHL}	0.128	0.118 + 0.005*SL	0.125 + 0.003*SL	0.152 + 0.002*SL

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX8D2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
S2 to Y	t_R	0.052	$0.041 + 0.005 \cdot \text{SL}$	$0.043 + 0.005 \cdot \text{SL}$	$0.042 + 0.005 \cdot \text{SL}$
	t_F	0.068	$0.058 + 0.005 \cdot \text{SL}$	$0.062 + 0.004 \cdot \text{SL}$	$0.074 + 0.004 \cdot \text{SL}$
	t_{PLH}	0.084	$0.076 + 0.004 \cdot \text{SL}$	$0.081 + 0.003 \cdot \text{SL}$	$0.096 + 0.002 \cdot \text{SL}$
	t_{PHL}	0.096	$0.086 + 0.005 \cdot \text{SL}$	$0.093 + 0.003 \cdot \text{SL}$	$0.120 + 0.002 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 26$, *Group3 : $26 < \text{SL}$

MX8/MX8D2/MX8D4

8 > 1 Non-Inverting MUX with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX8D4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
D0 to Y	t _R	0.071	0.067 + 0.002*SL	0.066 + 0.002*SL	0.068 + 0.002*SL
	t _F	0.107	0.102 + 0.002*SL	0.103 + 0.002*SL	0.113 + 0.002*SL
	t _{PLH}	0.169	0.164 + 0.002*SL	0.168 + 0.002*SL	0.189 + 0.001*SL
	t _{PHL}	0.200	0.194 + 0.003*SL	0.198 + 0.002*SL	0.230 + 0.001*SL
D1 to Y	t _R	0.071	0.067 + 0.002*SL	0.066 + 0.002*SL	0.068 + 0.002*SL
	t _F	0.107	0.102 + 0.002*SL	0.103 + 0.002*SL	0.113 + 0.002*SL
	t _{PLH}	0.170	0.165 + 0.002*SL	0.168 + 0.002*SL	0.190 + 0.001*SL
	t _{PHL}	0.200	0.194 + 0.003*SL	0.198 + 0.002*SL	0.231 + 0.001*SL
D2 to Y	t _R	0.070	0.065 + 0.003*SL	0.067 + 0.002*SL	0.067 + 0.002*SL
	t _F	0.107	0.102 + 0.002*SL	0.103 + 0.002*SL	0.113 + 0.002*SL
	t _{PLH}	0.168	0.163 + 0.002*SL	0.166 + 0.002*SL	0.188 + 0.001*SL
	t _{PHL}	0.199	0.193 + 0.003*SL	0.197 + 0.002*SL	0.230 + 0.001*SL
D3 to Y	t _R	0.071	0.066 + 0.003*SL	0.067 + 0.002*SL	0.067 + 0.002*SL
	t _F	0.106	0.102 + 0.002*SL	0.103 + 0.002*SL	0.113 + 0.002*SL
	t _{PLH}	0.168	0.163 + 0.002*SL	0.167 + 0.002*SL	0.188 + 0.001*SL
	t _{PHL}	0.199	0.193 + 0.003*SL	0.197 + 0.002*SL	0.230 + 0.001*SL
D4 to Y	t _R	0.070	0.065 + 0.003*SL	0.067 + 0.002*SL	0.066 + 0.002*SL
	t _F	0.107	0.103 + 0.002*SL	0.103 + 0.002*SL	0.114 + 0.002*SL
	t _{PLH}	0.167	0.162 + 0.002*SL	0.166 + 0.002*SL	0.188 + 0.001*SL
	t _{PHL}	0.199	0.193 + 0.003*SL	0.197 + 0.002*SL	0.230 + 0.001*SL
D5 to Y	t _R	0.070	0.065 + 0.003*SL	0.067 + 0.002*SL	0.066 + 0.002*SL
	t _F	0.107	0.103 + 0.002*SL	0.103 + 0.002*SL	0.114 + 0.002*SL
	t _{PLH}	0.167	0.162 + 0.002*SL	0.166 + 0.002*SL	0.188 + 0.001*SL
	t _{PHL}	0.199	0.193 + 0.003*SL	0.197 + 0.002*SL	0.230 + 0.001*SL
D6 to Y	t _R	0.069	0.064 + 0.002*SL	0.064 + 0.002*SL	0.068 + 0.002*SL
	t _F	0.107	0.103 + 0.002*SL	0.103 + 0.002*SL	0.114 + 0.002*SL
	t _{PLH}	0.164	0.160 + 0.002*SL	0.163 + 0.002*SL	0.185 + 0.001*SL
	t _{PHL}	0.196	0.190 + 0.003*SL	0.195 + 0.002*SL	0.227 + 0.001*SL
D7 to Y	t _R	0.069	0.064 + 0.002*SL	0.064 + 0.002*SL	0.068 + 0.002*SL
	t _F	0.107	0.103 + 0.002*SL	0.103 + 0.002*SL	0.114 + 0.002*SL
	t _{PLH}	0.164	0.160 + 0.002*SL	0.163 + 0.002*SL	0.185 + 0.001*SL
	t _{PHL}	0.196	0.190 + 0.003*SL	0.195 + 0.002*SL	0.227 + 0.001*SL
S0 to Y	t _R	0.071	0.066 + 0.002*SL	0.067 + 0.002*SL	0.068 + 0.002*SL
	t _F	0.107	0.103 + 0.002*SL	0.103 + 0.002*SL	0.113 + 0.002*SL
	t _{PLH}	0.232	0.227 + 0.002*SL	0.230 + 0.002*SL	0.252 + 0.001*SL
	t _{PHL}	0.261	0.255 + 0.003*SL	0.259 + 0.002*SL	0.292 + 0.001*SL
S1 to Y	t _R	0.070	0.065 + 0.002*SL	0.065 + 0.002*SL	0.067 + 0.002*SL
	t _F	0.106	0.102 + 0.002*SL	0.102 + 0.002*SL	0.112 + 0.002*SL
	t _{PLH}	0.140	0.135 + 0.002*SL	0.138 + 0.002*SL	0.160 + 0.001*SL
	t _{PHL}	0.163	0.157 + 0.003*SL	0.162 + 0.002*SL	0.194 + 0.001*SL

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

MX8D4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
S2 to Y	t_R	0.069	$0.063 + 0.003*SL$	$0.065 + 0.002*SL$	$0.064 + 0.002*SL$
	t_F	0.102	$0.097 + 0.002*SL$	$0.099 + 0.002*SL$	$0.109 + 0.002*SL$
	t_{PLH}	0.109	$0.104 + 0.002*SL$	$0.107 + 0.002*SL$	$0.129 + 0.001*SL$
	t_{PHL}	0.132	$0.126 + 0.003*SL$	$0.131 + 0.002*SL$	$0.164 + 0.001*SL$

*Group1 : $SL < 4$, *Group2 : $4 \leq SL \leq 49$, *Group3 : $49 < SL$

INTEGRATED CLOCK-GATING CELLS


Cell List

Cell Name	Function Description
CGLP	Positive Edge Triggered Clock-Gating with 1X Drive
CGLPD2	Positive Edge Triggered Clock-Gating with 2X Drive
CGLPD4	Positive Edge Triggered Clock-Gating with 4X Drive

CGLP/CGLPD2/CGLPD4

Positive Edge Triggered Clock-Gating with 1X/2X/4X Drive

Logic Symbol




Truth Table

CK	EN	TE	IQ(n+1)	GCK(n+1)
L	X	X	X	L
H	L	L	L	L
H	L	H	H	H
H	H	L	H	H
H	H	H	H	H

Cell Data

Input Load (SL)								
CGLP			CGLPD2			CGLPD4		
EN	CK	TE	EN	CK	TE	EN	CK	TE
0.8	0.8	0.9	0.8	0.8	0.9	0.8	0.8	0.9
Gate Count								
CGLP			CGLPD2			CGLPD4		
5.33			6.00			6.67		

Schematic Diagram



CGLP/CGLPD2/CGLPD4

Positive Edge Triggered Clock-Gating with 1X/2X/4X Drive

Timing Requirements

(Typical process, 25°C, 1.2V, Unit = ns)

Parameter	Symbol	Value (ns)		
		CGLP	CGLPD2	CGLPD4
Input Setup Time (EN to CK)	t_{SU}	0.087	0.087	0.087
Input Hold Time (EN to CK)	t_{HD}	0.010	0.010	0.010
Pulse Width Low (CK)	t_{PWL}	0.099	0.099	0.099
Input Setup Time (TE to CK)	t_{SU}	0.103	0.103	0.103
Input Hold Time (TE to CK)	t_{HD}	0.010	0.010	0.010

Positive Edge Triggered Clock-Gating with 1X/2X/4X Drive

Switching Characteristics

(Typical process, 25°C, 1.2V, $t_R/t_F = 0.07\text{ns}$, SL: Standard Load)

CGLP

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
CK to GCK	t_R	0.037	$0.019 + 0.009 \cdot \text{SL}$	$0.018 + 0.009 \cdot \text{SL}$	$0.011 + 0.010 \cdot \text{SL}$
	t_F	0.029	$0.015 + 0.007 \cdot \text{SL}$	$0.014 + 0.007 \cdot \text{SL}$	$0.013 + 0.007 \cdot \text{SL}$
	t_{PLH}	0.094	$0.084 + 0.005 \cdot \text{SL}$	$0.086 + 0.004 \cdot \text{SL}$	$0.087 + 0.004 \cdot \text{SL}$
	t_{PHL}	0.096	$0.087 + 0.005 \cdot \text{SL}$	$0.090 + 0.004 \cdot \text{SL}$	$0.091 + 0.004 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 15$, *Group3 : $15 < \text{SL}$

CGLPD2

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
CK to GCK	t_R	0.029	$0.020 + 0.004 \cdot \text{SL}$	$0.019 + 0.005 \cdot \text{SL}$	$0.013 + 0.005 \cdot \text{SL}$
	t_F	0.025	$0.017 + 0.004 \cdot \text{SL}$	$0.018 + 0.004 \cdot \text{SL}$	$0.014 + 0.004 \cdot \text{SL}$
	t_{PLH}	0.095	$0.089 + 0.003 \cdot \text{SL}$	$0.091 + 0.002 \cdot \text{SL}$	$0.094 + 0.002 \cdot \text{SL}$
	t_{PHL}	0.097	$0.092 + 0.003 \cdot \text{SL}$	$0.095 + 0.002 \cdot \text{SL}$	$0.099 + 0.002 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 26$, *Group3 : $26 < \text{SL}$

CGLPD4

Path	Parameter	Delay [ns] SL = 2	Delay Equations [ns]		
			Group1*	Group2*	Group3*
CK to GCK	t_R	0.031	$0.026 + 0.003 \cdot \text{SL}$	$0.027 + 0.002 \cdot \text{SL}$	$0.021 + 0.002 \cdot \text{SL}$
	t_F	0.027	$0.022 + 0.002 \cdot \text{SL}$	$0.025 + 0.002 \cdot \text{SL}$	$0.024 + 0.002 \cdot \text{SL}$
	t_{PLH}	0.104	$0.100 + 0.002 \cdot \text{SL}$	$0.102 + 0.001 \cdot \text{SL}$	$0.109 + 0.001 \cdot \text{SL}$
	t_{PHL}	0.105	$0.101 + 0.002 \cdot \text{SL}$	$0.104 + 0.001 \cdot \text{SL}$	$0.113 + 0.001 \cdot \text{SL}$

*Group1 : $\text{SL} < 4$, *Group2 : $4 \leq \text{SL} \leq 49$, *Group3 : $49 < \text{SL}$