

**RADIATION HARDENED
LOGIC LEVEL POWER MOSFET
THRU-HOLE (TO-39)**

**IRHLF87Y20
20V, N-CHANNEL
R8™ TECHNOLOGY**

Product Summary

Part Number	Radiation Level	R _{Ds(on)}	I _D
IRHLF87Y20	100K Rads (Si)	32mΩ	12A*
IRHLF83Y20	300K Rads (Si)	32mΩ	12A*

International Rectifier's R8™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.



Features:

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

Parameter	Units	
I _D @ V _{GS} = 4.5V, T _C = 25°C	A	Continuous Drain Current
I _D @ V _{GS} = 4.5V, T _C = 100°C		10.2
I _{DM}		Pulsed Drain Current ①
P _D @ T _C = 25°C	W	Max. Power Dissipation
	W/°C	Linear Derating Factor
V _{GS}	V	Gate-to-Source Voltage
E _{AS}	mJ	Single Pulse Avalanche Energy ②
I _{AR}	A	Avalanche Current ①
E _{AR}	mJ	Repetitive Avalanche Energy ①
dV/dt	V/ns	Peak Diode Recovery dV/dt ③
T _J	°C	Operating Junction
T _{STG}		Storage Temperature Range
		Lead Temperature
		300 (0.063in/1.6mm from case for 10s)
		Weight
		0.98 (Typical)
		g

* Current is limited by package

For footnotes refer to the last page

www.irf.com

Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	20	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.03	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 250\mu\text{A}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	27	32	$\text{m}\Omega$	$V_{GS} = 4.5\text{V}, I_D = 10.2\text{A}$ ④
—	—	—	26	31	—	$V_{GS} = 7.0\text{V}, I_D = 10.2\text{A}$ ④
VGS(th)	Gate Threshold Voltage	1.0	—	2.3	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$\Delta V_{GS(\text{th})}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.7	—	mV/ $^\circ\text{C}$	
gfs	Forward Transconductance	20	—	—	S	$V_{DS} = 15\text{V}, I_{DS} = 10.2\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}$
—	—	—	—	10	—	$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 12\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100	nA	$V_{GS} = -12\text{V}$
Qg	Total Gate Charge	—	20	27	nC	$V_{GS} = 5.5\text{V}, I_D = 12\text{A}$
Qgs	Gate-to-Source Charge	—	4.0	5.7	nC	$V_{DS} = 10\text{V}$
Qgd	Gate-to-Drain ('Miller') Charge	—	4.5	8.5	nC	
$t_{d(\text{on})}$	Turn-On Delay Time	—	17	21	ns	$V_{DD} = 10\text{V}, I_D = 12\text{A}$, ⑦
t_r	Rise Time	—	63	114	ns	$V_{GS} = 5.5\text{V}, R_G = 2.35\Omega$
$t_{d(\text{off})}$	Turn-Off Delay Time	—	26	30	ns	
t_f	Fall Time	—	12	22	ns	
$L_S + L_D$	Total Inductance	—	7.0	—	nH	Measured from Drain lead (6mm /0.25in from pack.) to Source lead (6mm/0.25in from pack.)with Source wire internally bonded from Source pin to Drain pad
Ciss	Input Capacitance	—	2431	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 20\text{V}$
Coss	Output Capacitance	—	592	—	pF	$f = 1.0\text{MHz}$
Crss	Reverse Transfer Capacitance	—	143	—	pF	
Rg	Gate Resistance	—	0.94	—	Ω	$f = 1.0\text{MHz}$, open drain

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	12*	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	48	A	
VSD	Diode Forward Voltage	—	—	1.2	V	$T_j = 25^\circ\text{C}, I_S = 12\text{A}, V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	41	ns	$T_j = 25^\circ\text{C}, I_F = 12\text{A}, di/dt \leq 100\text{A}/\mu\text{s}$
QRR	Reverse Recovery Charge	—	—	51	nC	$V_{DD} \leq 20\text{V}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
RthJC	Junction-to-Case	—	—	8.0	$^\circ\text{C/W}$	

* Current is limited by package

For footnotes refer to the last page

Radiation Characteristics

IRHLF87Y20

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-39 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation (5)(6)

	Parameter	Up to 300K Rads(Si) ¹		Units	Test Conditions
		Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	20	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	1.0	2.3		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	$\text{V}_{\text{GS}} = 12\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100		$\text{V}_{\text{GS}} = -12\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	1.0	μA	$\text{V}_{\text{DS}} = 16\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ⁽⁴⁾ On-State Resistance (TO-39)	—	32	$\text{m}\Omega$	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 10.2\text{A}$
V_{SD}	Diode Forward Voltage ⁽⁴⁾	—	1.2	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 12\text{A}$

1. Part numbers IRHLF87Y20, IRHLF83Y20

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)					
			@V _{GS} = 0V	@V _{GS} = -1V	@V _{GS} = -2V	@V _{GS} = -3V	@V _{GS} = -5V	@V _{GS} = -10V
37 ± 5%	298 ± 5%	38 ± 5%	18	18	—	—	8	4
60 ± 5%	320 ± 5%	32 ± 7.5%	18	18	15	12	8	-
81 ± 5%	375 ± 7.5%	28 ± 7.5%	18	18	—	12	6	-




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHLF87Y20




Fig 1. Typical Output Characteristics

Pre-Irradiation




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

Pre-Irradiation




Fig 5. Typical On-Resistance Vs Gate Voltage

IRHLF87Y20




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7 Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 8. Typical Threshold Voltage Vs Temperature

IRHLF87Y20

Pre-Irradiation




Fig 9. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 11. Typical Source-to-Drain Diode
Forward Voltage




Fig 12. Maximum Drain Current Vs.
Case Temperature

Pre-Irradiation




Fig 13. Maximum Safe Operating Area

IRHLF87Y20




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRHLF87Y20




Fig 16a. Unclamped Inductive Test Circuit

Pre-Irradiation




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Basic Gate Charge Waveform




Fig 17b. Gate Charge Test Circuit




Fig 18a. Switching Time Test Circuit

8





Fig 18b. Switching Time Waveforms

www.irf.com

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = 20V, starting T_J = 25°C, L = 0.6mH Peak I_L = 12A, V_{GS} = 12V
- ③ I_{SD} ≤ 12A, di/dt ≤ 423A/μs, V_{DD} ≤ 20V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
16 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ⑦ Switching speed maximum limits are based on manufacturing test equipment and capability.

Case Outline and Dimensions — TO-205AF (Modified TO-39)NOTES

1. DIMENSIONING AND TOLERANCING PER ASME 14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: INCH.
4. CONFORMS TO JEDEC OUTLINE TO-205AF (TO-39).

LEGEND

- 1- SOURCE
- 2- GATE
- 3- DRAIN

International
IR Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.

Data and specifications subject to change without notice. 08/2013