



## N-Channel Enhancement Mode Field Effect Transistor

### PRODUCT SUMMARY

V <sub>DSS</sub>	I <sub>D</sub>	R <sub>DS(ON)</sub> (mΩ) Max
60V	12A	75 @ V <sub>GS</sub> =10V
		105 @ V <sub>GS</sub> =4.5V

### FEATURES

- Super high dense cell design for low R<sub>DS(ON)</sub>.
- Rugged and reliable.
- TO-220F Package.



### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub>=25°C unless otherwise noted)

Symbol	Parameter	Limit	Units	
V <sub>DS</sub>	Drain-Source Voltage	60	V	
V <sub>GS</sub>	Gate-Source Voltage	±20	V	
I <sub>D</sub>	Drain Current-Continuous <sup>a</sup>	T <sub>C</sub> =25°C	12	A
		T <sub>C</sub> =70°C	9.6	A
I <sub>DM</sub>	-Pulsed <sup>b</sup>	36	A	
E <sub>AS</sub>	Avalanche Energy <sup>d</sup>	30	mJ	
P <sub>D</sub>	Maximum Power Dissipation <sup>a</sup>	T <sub>C</sub> =25°C	21	W
		T <sub>C</sub> =70°C	13.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C	

### THERMAL CHARACTERISTICS

R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case <sup>a</sup>	6	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient <sup>a</sup>	65	°C/W

# STF620S

Ver 1.0

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	60			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =48V , V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> = ±20V , V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1	2	3	V
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =6A		62	75	m ohm
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =5A		80	105	m ohm
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =6A		14.8		S
<b>DYNAMIC CHARACTERISTICS <sup>c</sup></b>						
C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V f=1.0MHz		982		pF
C <sub>OSS</sub>	Output Capacitance			57		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			46		pF
<b>SWITCHING CHARACTERISTICS <sup>c</sup></b>						
t <sub>D(ON)</sub>	Turn-On Delay Time	V <sub>DD</sub> =30V I <sub>D</sub> =1A V <sub>GS</sub> =10V R <sub>GEN</sub> = 6 ohm		19		ns
t <sub>r</sub>	Rise Time			13.4		ns
t <sub>D(OFF)</sub>	Turn-Off Delay Time			21.4		ns
t <sub>f</sub>	Fall Time			17.3		ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =30V, I <sub>D</sub> =6A, V <sub>GS</sub> =10V		16		nC
		V <sub>DS</sub> =30V, I <sub>D</sub> =6A, V <sub>GS</sub> =4.5V		7.6		nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =30V, I <sub>D</sub> =6A, V <sub>GS</sub> =10V		2.2		nC
Q <sub>gd</sub>	Gate-Drain Charge			4		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				1.5	A
V <sub>SD</sub>	Diode Forward Voltage <sup>b</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =1.5A		0.81	1.3	V

### Notes

- Surface Mounted on FR4 Board, t ≤ 10sec.
- Pulse Test: Pulse Width ≤ 300us, Duty Cycle ≤ 2%.
- Guaranteed by design, not subject to production testing.
- Starting T<sub>J</sub>=25°C, L=0.5mH, V<sub>DD</sub> = 30V. (See Figure13)

Nov, 18, 2009




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. On-Resistance vs. Gate-Source Voltage




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Capacitance




Figure 10. Gate Charge




Figure 11. Switching characteristics






Figure 12. Maximum Safe Operating Area



Unclamped Inductive Test Circuit

Figure 13a.



Unclamped Inductive Waveforms

Figure 13b.





Figure 14. Normalized Thermal Transient Impedance Curve

# STF620S

Ver 1.0


## PACKAGE OUTLINE DIMENSIONS



Nov,18,2009

# STF620S

Ver 1.0



Nov, 18, 2009