Dual Inverter

The NLU2G04 MiniGate $^{\text{\tiny M}}$ is an advanced high-speed CMOS dual inverter in ultra-small footprint.

The NLU2G04 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

Features

- High Speed: $t_{PD} = 3.5 \text{ ns}$ (Typ) @ $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 1 \mu A (Max)$ at $T_A = 25^{\circ}C$
- Power Down Protection Provided on inputs
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input and Output Pins
- Ultra-Small Packages
- These are Pb-Free Devices




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol

PIN ASSIGNMENT

1	IN A1		
2	GND		
3	IN A2		
4	OUT Y2		
5	V _{CC}		
6	OUT Y1		

FUNCTION TABLE

Α	Y
L	Н
''	_



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



UDFN6 MU SUFFIX CASE 517AA





ULLGA6 1.0 x 1.0 CASE 613AD





ULLGA6 1.2 x 1.0 CASE 613AE





ULLGA6 1.45 x 1.0 CASE 613AF





UDFN6 1.0 x 1.0 CASE 517BX





UDFN6 1.45 x 1.0 CASE 517AQ



H = Device MarkingM = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	DC Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current	V _{IN} < GND	-20	mA
lok	DC Output Diode Current	V _{OUT} < GND	±20	mA
Io	DC Output Source/Sink Current	±12.5	mA	
I _{CC}	DC Supply Current Per Supply Pin	±25	mA	
I _{GND}	DC Ground Current per Ground Pin	±25	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
T _L	Lead Temperature, 1 mm from Case for 10 Secon	ds	260	°C
TJ	Junction Temperature Under Bias	150	°C	
MSL	Moisture Sensitivity	Level 1		
F _R	Flammability Rating Oxygen	UL 94 V-0 @ 0.125 in		
I _{LATCHUP}	Latchup Performance Above V _{CC} and Below GNE	O at 125 °C (Note 2)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

- Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.
 Tested to EIA / JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage	1.65	5.5	V
V _{IN}	Digital Input Voltage	0	5.5	V
V _{OUT}	Output Voltage	0	5.5	V
T _A	Operating Free-Air Temperature	-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate $ V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $ V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} $	0 0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	T,	_A = 25 °	С	T _A = +	+85°C		55°C to 5°C	
Symbol	Parameter	Conditions	(v)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Low-Level Input Voltage		1.65	0.75 x V _{CC}			0.75 x V _{CC}				V
			2.3 to 5.5	0.70 x V _{CC}			0.70 x V _{CC}				
V _{IL}	Low-Level Input Voltage		1.65			0.25 x V _{CC}		0.25 x V _{CC}		0.25 x V _{CC}	V
			2.3 to 5.5			0.30 x V _{CC}		0.30 x V _{CC}		0.30 x V _{CC}	
V _{OH}	High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		V
V _{OL}	Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$	2.0 3.0 4.5		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 4$ mA $I_{OL} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{CC}	Quiescent Supply Current	$0 \le V_{IN} \le V_{CC}$	5.5			1.0		10		40	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ nS}$)

		V _{CC}	Test	т,	_A = 25 °	С	T _A = +	-85°C	T _A = -5 +12		
Symbol	Parameter	(V)	Condition	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} ,	Propagation Delay,	3.0 to	C _L = 15 pF		4.5	7.1		8.5		10.0	ns
t _{PHL}	Input A to Output ₹	3.6	C _L = 50 pF		6.4	10.6		12.0		14.5	
		4.5 to	C _L = 15 pF		3.5	5.5		6.5		8.0	
		5.5	C _L = 50 pF		4.5	7.5		8.5		10.0	
C _{IN}	Input Capacitance				4	10		10		10.0	pF
C _{PD}	Power Dissipation Capacitance (Note 3)	5.0			8.0						pF

^{3.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption: P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.





Figure 3. Switching Waveforms



*Includes all probe and jig capacitance.

A 1-MHz square input wave is recommended for propagation delay tests.

Figure 4. Test Circuit

ORDERING INFORMATION

Device	Package	Shipping [†]
NLU2G04MUTCG	UDFN6, 1.2 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLU2G04AMX1TCG	ULLGA6, 1.45 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLU2G04BMX1TCG	ULLGA6, 1.2 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLU2G04CMX1TCG	ULLGA6, 1.0 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel
NLU2G04AMUTCG	UDFN6, 1.45 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLU2G04CMUTCG	UDFN6, 1.0 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

UDFN6 1.45x1.0, 0.5P CASE 517AQ ISSUE O D Α NOTES: NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. В **DETAIL A** PIN ONE REFERENCE OPTIONAL CONSTRUCTIONS Е | MILLIMETERS | DIM | MIN | MAX | A | 0.45 | 0.55 | A1 | 0.00 | 0.05 | 0.10 C EXPOSED Cu MOLD CMPD A2 0.07 REF **TOP VIEW** b D E 0.20 0.30 □ 0.10 C 1.45 BSC 1.00 BSC е 0.50 BSC DETAIL B **DETAIL B** 0.30 0.40 --- 0.15 OPTIONAL CONSTRUCTIONS 0.05 C **MOUNTING FOOTPRINT** 6X 🗀 0.05 C Α1 C SEATING 6X 0.30 **A2** SIDE VIEW PACKAGE OUTLINE е 6X L 1.24 **DETAIL A** 6X 0.53 0.50 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb-Free strategy and soldering C A B 0.10 details, please download the ON Semiconductor Soldering and

Mounting Techniques Reference Manual, SOLDERRM/D.


С ноте з

0.05

BOTTOM VIEW

PACKAGE DIMENSIONS


UDFN6 1.0x1.0, 0.35P CASE 517BX ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS					
DIM	MIN	MAX				
Α	0.45	0.55				
A1	0.00	0.05				
A3	0.13 REF					
b	0.12	0.22				
D	1.00	BSC				
E	1.00	BSC				
е	0.35	BSC				
L	0.25	0.35				
L1	0.30	0.40				


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS

UDFN6, 1.2x1.0, 0.4P CASE 517AA ISSUE C



PACKAGE DIMENSIONS


ULLGA6 1.0x1.0, 0.35P CASE 613AD ISSUE A



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.
- PACKAGE IS ALLOWED.

_	MILLIMETERS				
DIM	MIN MAX				
Α		0.40			
A 1	0.00	0.05			
b	0.12	0.22			
D	1.00	BSC			
Е	1.00 BSC				
e	0.35 BSC				
Ĺ	0.25	0.35			
L1	0.30	0.40			

MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.2x1.0, 0.4P CASE 613AE ISSUE A



BOTTOM VIEW

0.10 C A B


0.05 C NOTE 3

Ф

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM THE TERMINAL TIP.
 A MAXIMUM OF 0.05 PULL BACK OF THE
 PLATED TERMINAL FROM THE EDGE OF THE
 PACKAGE IS ALLOWED.

		MILLIMETERS					
	DIM	MIN	MAX				
	Α		0.40				
	A1	0.00	0.05				
	b	0.15	0.25				
	D	1.20 BSC					
	Е	1.00 BSC					
Ī	е	0.40 BSC					
	L	0.25	0.35				
	L1	0.35	0.45				

MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.45x1.0, 0.5P CASE 613AF **ISSUE A**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING FER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.15	0.25			
D	1.45 BSC				
Е	1.00 BSC				
е	0.50 BSC				
L	0.25	0.35			
L1	0.30	0.40			

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any reserves the right to make dranges without further houce to any products in early. Scilled makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative