

Fast Infrared Transceiver Module (FIR, 4 Mbit/s) for 2.7 V to 5.25 V Operation



Description

The TFDU6102F transceiver is a low–power infrared transceiver module compliant to the latest IrDA standard for fast infrared data communication, supporting IrDA speeds up to 4.0 Mbit/s (FIR), HP-SIR[®], Sharp ASK[®] and carrier based remote control modes up to 2 MHz. Integrated within the transceiver modules are a photo PIN diode, an infrared emitter (IRED), and a low–power CMOS control IC to provide a total front–end solution in a single package.

Vishay Telefunken's FIR transceivers are available in different package options, including this BabyFace

package (TFDU6102F), the standard setting, once smallest FIR transceiver available on the market. This wide selection provides flexibility for a variety of applications and space constraints. The transceivers are capable of directly interfacing with a wide variety of I/O devices which perform the modulation/demodulation function, including National Semiconductor's PC87338, PC87108 and PC87109, SMC's FDC37C669, FDC37N769 and CAM35C44, and Hitachi's SH3. At a minimum, a $V_{\rm CC}$ bypass capacitor are the only external components required implementing a complete solution.

Features

- Compliant to the IrDA standard (Up to 4 Mbit/s), HP–SIR[®], Sharp ASK[®] and TV Remote Control
- For 3.0 V and 5.0 V Applications
- Operates from 2.7 V to 5.25 V within specification,
- Low Power Consumption (< 3 mA Supply Current)
- Power Shutdown Mode (< 5 μA Shutdown Current in Full Temperature Range)
- Surface Mount Package
 Universal (9.7 × 4.7 × 4.0 mm³)
- Tri-state-Receiver Output, floating when in shutdown mode
- Supporting Static and Different Dynamic mode switching modes (IBM/ Infineon and Temic/ TELEFUNKEN/Vishay)
- High Efficiency Emitter

Applications

- Notebook Computers, Desktop PCs, Palmtop Computers (Win CE, Palm PC), PDAs
- Digital Still and Video Cameras
- Printers, Fax Machines, Photocopiers, Screen Projectors

- BabyFace (Universal) Package Capable of Surface Mount Soldering to Side and Top View Orientation
- Directly Interfaces with Various Super I/O and Controller Devices
- Built-In EMI Protection No External Shielding Necessary
- Only One External Component Required
- Split power supply (US patent # 08995536), transmitter and receiver can be operated from two power supplies with relaxed requirements saving costs.
- Fully compatible to TFDU6102E
- Fully compatible to TFDU6101E in all applications without the only rarely used device identification (Rxd low in SD mode)
- Telecommunication Products (Cellular Phones, Pagers)
- Internet TV Boxes, Video Conferencing Systems
- External Infrared Adapters (Dongles)
- Medical and Industrial Data Collection

VISHAY

Package Options

TFDU6102F Baby Face (Universal) weight 0.20 g



Ordering Information

Part Number	Qty / Reel or Tubes	Description	
TFDU6102F-TR3	1000 pcs	Oriented in carrier tape for side view surface mounting	
TFDU6102F-TT3	1000 pcs	Oriented in carrier tape for top view surface mounting	

Functional Block Diagram




Figure 1. Functional Block Diagram

Cautions:

The BiCMOS inherent to the design of this component increases the components susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Definitions:

In the Vishay transceiver data sheets the following nomenclature is used for defining the IrDA operating modes:

SIR: 2.4 kbit/s to 115.2 kbit/s, equivalent to the basic serial infrared standard with the physical layer version IrPhy 1.0

MIR 576 kbit/s to 1152 kbit/s

FIR 4 Mbit/s VFIR 16 Mbit/s


MIR and FIR were implemented with IrPhy 1.1, followed by IrPhy 1.2, adding the SIR Low Power Standard. IrPhy 1.3 extended the Low Power Option to MIR and FIR and VFIR was added with IrPhy 1.4. A new version of the standard in any obsoletes the former version.



Pin Description

Pin Number "U"	Function	Description	I/O	Active
1	V _{CC2} , IRED Anode	IRED anode, to be externally connected to $V_{CC}2$. For higher voltages as 3.6 V an external resistor might be necessary for reducing the internal power dissipation. See derating curves. This pin is allowed to be supplied from an uncontrolled power supply separated from the controlled V_{CC1} supply		
2	IRED Cathode	IRED cathode, internally connected to driver transistor		
3	Txd	This input is used to transmit serial data when SD is low. An on–chip protection circuit disables the LED driver if the Txd pin is asserted for longer than 100 ms. When used in conjunction with the SD pin, this pin is also used to control receiver mode.	I	HIGH
4	Rxd	Receiver Data Output	0	LOW
5	SD	Shutdown, also used for dynamic mode switching. Assertion of this pin high for a period of time exceeding 400 µs places the module into shutdown mode. On the falling edge of this signal, the state of the Txd pin is sampled and used to set receiver low bandwidth (Txd = Low) or high bandwidth (Txd = High) mode. If the mode pin is asserted high, the dynamic mode switching circuit cannot force low–bandwidth, but if the mode pin is held low, mode switching is fully operational.	I	HIGH
6	V _{CC1}	Supply Voltage. Connect to positive power supply (2.7 V to 5.25 V). Placement of a 1.0 μ F to 10.0 μ F coupling ceramic capacitor as close as possible to the V pin is recommended.		
7	Mode	HIGH: High speed mode; MIR and SIR LOW: Low speed mode, SIR only (see chapter "Mode Switching")	I	
8	GND	Ground		

"U" Option Baby Face (Universal)



14885

Figure 2. Pinnings

TFDU6102F

Vishay Semiconductors



Absolute Maximum Ratings

Reference point Pin: GND unless otherwise noted.

Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage Range, Transceiver	0 V <v<sub>CC2 <6 V</v<sub>	V _{CC1}	- 0.5		5.5	V
Supply Voltage Range, Transmitter	IRED supply	V _{CC2}	- 0.5		5.5	V
Input Currents	For all Pins, Except IRED Anode Pin				10	mA
Output Sinking Current					25	mA
Power Dissipation	See Derating Curve	P_{D}			750	mW
Junction Temperature		TJ			125	°C
Ambient Temperature Range (Operating)		T _{amb}	-25		+75	°C
Storage Temperature Range		T _{stg}	-25		+85	°C
Soldering Temperature	See Recommended Solder Profile (see Figure 6)				240	°C
Average Output Current		I _{IRED} (DC)			100	mA
Repetitive Pulsed Output Current	<90 μs, t _{on} <20%	I _{IRED} (RP)			710	mA
IRED Anode Voltage		V _{IREDA}	- 0.5		6.5	V
Voltage at any Input/ Output		V _{in}	- 0.5		V _{CC1} + 0.5	V
Virtual Source Size	Method: (1–1/e) encircled energy	d	2.5	2.8		mm
Maximum Intensity for Class 1	IEC60825–1 or EN60825–1, edition Jan. 2001	l _e			*) (500) **)	mW/sr

^{*)} Due to the internal limitation measures the device is a "class1" device

^{**)} IrDA specifies the max. intensity with 500 mW/sr



Electrical Characteristics

 T_{amb} = 25°C, V_{CC} = 2.7 V to 5.25 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Transceiver						
Supply Voltage	Recommended operating condition	V _{CC}	2.7		5.25	V
Ambient Operating Temperature	Recommended operating condition	T _{amb}	–25		75	°C
Dynamic Supply Current	Receive mode only. In transmit mode, add add Add Rxd output current de				urrent.	
	$SD = Low, E_e = 0 klx, V_{CC} = 5.0 V, V_{CC} = 52.7V$	I _{CC}		3.2 1.7	4.5	mA mA
	SD = Low, E _e = 1 klx *)	I _{CC}		3.2	4.5	mA
	Operating, high irra- diance condition, IrDA nose to	I _{CC}		3.8	15	mA
Standby Supply Current	SD = High, Mode = Floating, T = 25°C, E _e = 0 klx	I _{SD}			50	nA
	SD = High, Mode = Floating, T = 75°C	I _{SD}			tbd	nA
Static Output Rxd Sink Current					2.4	mA
Static Output Rxd Source Current					2.4	mA
Rxd resistive load		R_L	2.2			kΩ
Rxd capacitive load		C_L			50	pF
Rxd to V _{CC} 1 Impedance		R_{Rxd}		open		kΩ
Input Voltage Low (Txd, SD, Mode)		V _{IL}			0.8	V
Input Voltage High (Txd, SD, Mode)		V _{IH}	2.4			V
Input Leakage Current (Txd, SD, Mode)	$V_{in} = 0.9 \times V_{CC}1$	I _{ICH}	-2		+2	μΑ
Input Capacitance, Txd, SD, Mode		C _I			5	pF

^{*)} Standard Illuminant A

TFDU6102F

Vishay Semiconductors



Optoelectronic Characteristics

 T_{amb} = 25°C, V_{CC} = 2.7 V to 5.25 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Receiver						
Minimum Detection Threshold Irradiance, SIR Mode	9.6 kbit/s to 115.2 kbit/s λ = 850 nm to 900 nm	E _e		25 (2.5)	40 (4.0)	mW/m ² (μW/cm ²)
Minimum Detection Threshold Irradiance, MIR Mode	1.152 Mbit/s λ = 850 nm to 900 nm	E _e		65 (6.5)		mW/m ² (μW/cm ²)
Minimum Detection Threshold Irradiance, FIR Mode	4.0 Mbit/s $\lambda = 850 \text{ nm to } 900 \text{ nm}$	E _e		85 (8.5)	100 (10)	mW/m ² (μW/cm ²)
Maximum Detection Threshold Irradiance	$\lambda = 850 \text{ nm to } 900 \text{ nm}$	E _e		5 (500)		kW/m ² (mW/cm ²)
Logic LOW Receiver Input Irradiance		E _e	4 (0.4)			mW/m ² (μW/cm ²)
Rise Time of Output Signal	10% to 90%, C _L = 15 pF	t _{r (Rxd)}			60	ns
Fall Time of Output Signal	90% to 10%, C _L = 15 pF	t _{f (Rxd)}			50	ns
Rxd Pulse Width of Output Signal, 50% SIR Mode	4.8 kHz, 3/32 duty cycle	t _{PW}	1.0		24	μs
Rxd Pulse Width of Output Signal, 50% SIR Mode 115.2 kbit/s	Input pulse length P _{Wopt} = 1.6 μs	t _{PW}	1.0		2.1	μs
Rxd Pulse Width of Output Signal, 50% MIR Mode	Input pulse length PWopt = 217 ns, 1.152 Mbit/s	t _{PW}	100		600	ns
Rxd Pulse Width of Output Signal, 50%	Input pulse length PWopt = 125 ns, 4 Mbit/s	t _{PW}	80		165	ns
FIR Mode	Input pulse length PWopt = 250 ns, 4.0 Mbit/s	t _{PW}	210		290	ns
Stochastic Jitter, Leading Edge	Input Irradiance = 100 mW/m ² , 4.0 Mbit/s 1.152 Mbit/s 576 kbit/s ≤ 115.2 kbit/s				± 10 ± 20 80 350	ns ns ns
Receiver start up time	after completion of shutdown programming sequence Power on delay				500	μs
Latency		tL		170	300	μs

Note: All timing data measured with 4 Mbit/s are measured using the IrDA® FIR transmission header. The data given here are valid 5 μ s after starting the preamble.



Optoelectronic Characteristics (continued)

 T_{amb} = 25°C, V_{CC} = 2.7 V to 5.25 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Transmitter						
IRED Operating Current, Switched Current Limiter	See derating curve. For 3.3 V operation no external resistor needed. For 5 V application that might be necessary	I _D			710	mA
Output Leakage IRED Current		I _{IRED}	-1		1	μΑ
Output Radiant Intensity (see Figure 3) recommended appl. circuit	$\alpha = 0^{\circ}$, 15° Txd = High, SD = Low	l _e	120	170	500	mW/sr
Output Radiant Intensity	$V_{CC}1 = 5.0 \text{ V}, \alpha = 0^{\circ}, 15^{\circ}$ Txd = Low or SD = High, (Receiver is inactive as long as SD = High)	I _e			0.04	mW/sr
Output Radiant Intensity, Angle of Half Intensity		α		±24		0
Peak – Emission Wavelength		$\lambda_{ m P}$	880		900	nm
Spectral Bandwidth		Δ_{λ}		40		nm
Optical Rise Time, Fall Time		t _{ropt} , t _{fopt}	10		40	ns
Optical Output Pulse Duration	Input pulse width 217 ns, 1.152 Mbit/s	t _{opt}	207	217	227	ns
	Input pulse width 125 ns, 4 Mbit/s	t _{opt}	117	125	133	ns
	Input pulse width 250 ns, 4 Mbit/s	t _{opt}	242	250	258	ns
	IRED Protection time out	t _{opt}		t	100	μs
Optical Overshoot					25	%

Table 1. Recommended serial resistor (R1, s. figure 3) values for different V_{IRED}

Parameter		Unit			
V _{IRED} power supply	2.7	3.0	3.3	> 3.5	V
Resistor	0	1.8	4.7	6.8	Ω



Recommended Circuit Diagram

Operated at a clean low impedance power supply the TFDU6102F needs no additional external components. However, depending on the entire system design and board layout, additional components may be required (see figure 3).




Figure 3. Recommended Application Circuit

The capacitor C1 is buffering the supply voltages and eliminates the inductance of the power supply line. This one should be a Tantalum or other fast capacitor to guarantee the fast rise time of the IRED current. The resistor R1 is necessary for higher operating voltages than 2.7 V, see the table for the value.

Vishay Telefunken transceivers integrate a sensitive receiver and a built-in power driver. The combination of both needs a careful circuit board layout. The use of thin, long, resistive and inductive wiring should be avoided. The inputs (Txd, SD/ Mode) and the output Rxd should be directly (DC) coupled to the I/O circuit.

The capicitor C2 combined with the resistor R2 is the low pass filter for smoothing the supply voltage. R2, C1 and C2 are optional and dependent on the quality of the supply voltage V_{CCx} and injected noise. An unstable power supply with dropping voltage during transmission may reduce sensitivity (and transmission range) of the transceiver.

The placement of these parts is critical. It is strongly recommended to position C2 as near as possible to the transceiver power supply pins. An Tantalum capacitor should be used for C1 while a ceramic capacitor is used for C2.

In addition, when connecting the described circuit to the power supply, low impedance wiring should be used.

When extended wiring is used the inductance of the power supply can cause dynamically a voltage drop at V_{CC2} . Often some power supplies are not apply to follow the fast current is rise time. In that case another 4.7 μF (type, see table under C1) at V_{CC2} will be helpful.

Keep in mind that basic RF-design rules for circuit design should be taken into account. Especially longer signal lines should not be used without termination. See e.g. "The Art of Electronics" Paul Horowitz, Wienfield Hill, 1989, Cambridge University Press, ISBN: 0521370957.

Table 2. Recommended Application Circuit Components

Component	Recommended Value	Vishay Part Number
C1	4.7 μF, 16 V	293D 475X9 016B
C2	0.1 μF, Ceramic	VJ 1206 Y 104 J XXMT
R1	See table: Recommended serial resistor values	
R2	47 Ω , 0.125 W	CRCW-1206-47R0-F-RT1



I/O and Software

In the description, already different I/Os are mentioned. Differnt combinations are tested and the function verified with the special drivers available from the I/O suppliers. In special cases refer to the I/O manual, the Vishay application notes, or contact directly Vishay Sales, Marketing or Application.

Control: Differences to TFDx6000 Series

For applications using I/Os from NSC, Winbond and TI no software upgrade is necessary. In combination with the latest SMSC controllers for Microsoft Windows 98[®] a software upgrade is necessary, drivers are available from SMSC and Vishay Semiconductor GmbH. This software is intended to work with Windows 95[®], too. Alternatively the HP/ Sharp settings can be selected. The Microsoft Operating Systems NT 5.0[®] and Windows 2000[®] provide Miniport device drivers.

Mode Switching

The TFDU6102F is in the SIR mode after power on as a default mode, therefore the FIR data transfer rate has to be set by a programming sequence using the Txd and SD inputs as described below or selected by setting the Mode Pin. The Mode Pin can be used to statically set the mode (Mode Pin: LOW: SIR, HIGH: 0.576 Mbit/s to 4.0 Mbit/s). If not used or in standby mode, the mode input should float or should not be loaded with more than 50 pF. The low frequency mode covers speeds up to 115.2 kbit/s. Signals with higher data rates should be detected in the high frequency

mode. Lower frequency data can also be received in the high frequency mode but with reduced sensitivity. To switch the transceivers from low frequency mode to the high frequency mode and vice versa, the programming sequences described below are required.

Setting to the High Bandwidth Mode (0.576 Mbit/s to 4.0 Mbit/s)

- 1. Set SD input to logic "HIGH".
- 2. Set Txd input to logic "HIGH". Wait $t_s \ge 200$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of Txd, which determines speed setting).
- After waiting t_h ≥ 200 ns Txd can be set to logic "LOW". The hold time of Txd is limited by the maximum allowed pulse length.

Txd is now enabled as normal Txd input for the high bandwidth mode.

Setting to the Lower Bandwidth Mode (2.4 kbit/s to 115.2 kbit/s)

- 1. Set SD input to logic "HIGH".
- 2. Set Txd input to logic "LOW". Wait $t_s \ge 200$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of Txd, which determines speed setting).
- 4. Txd must be held for $t_h \ge 200$ ns.

Txd is now enabled as normal Txd input for the lower bandwidth mode.

14873






Figure 4. Mode Switching Timing Diagram

Table 3. Truth table

	Inputs			outs
SD	Txd	Optical input Irradiance mW/ m ²	Rxd	Transmitter
high	x	Х	floating	0
low	high	х	high	l _e
low	high > 80 μs	Х	high	0
low	low	< 4	high	0
low	low	> Min. Detection Threshold Irradiance < Max. Detection Threshold Irradiance	low (active)	0
low	low	> Max. Detection Threshold Irradiance	Х	0

Recommended SMD Pad Layout

The leads of the device should be soldered in the center position of the pads. For more configurations see inside the device drawing.




Figure 5. TFDU6102F BabyFace Series (Universal) Note: Leads of the device should be at least 0.3 mm within the ends of the pads.

Recommended Solder Profile





Figure 6. Recommended Solder Profile



TFDU6101/TFDU6102F – Baby Face (Universal) Package (Mechanical Dimensions)



TFDU6102F

Vishay Semiconductors



Revision History:

A1.0, 01/02/2002 :New edition for optimized FIR device with integrated current limiter. Tri–state Rxd A1.1, 17/07/2002 :Redundant information removed as description of TFDU6101

 www.vishay.com
 Document Number 82551

 12
 Rev. A1.2, 24–Sep–02



Ozone Depleting Substances Policy Statement

It is the policy of Vishay Semiconductor GmbH to

- 1. Meet all present and future national and international statutory requirements.
- Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

Vishay Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

Vishay Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Vishay Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify Vishay Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

Vishay Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423