

Document No.	
ECN No.	
Date of Issue	May 21, 1990
Status	Preliminary Specification
ACL Products	

74AC/ACT11161

**Synchronous presettable
synchronous 4-bit binary counter,
asynchronous reset**

FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous reset
- Output capability: $\pm 24\text{mA}$
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI

DESCRIPTION

The 74AC/ACT11161 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11161 4-bit synchronous presettable binary counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}; GND = 0V;$ $V_{CC} = 5.0V$	TYPICAL		UNIT
			AC	ACT	
t_{PLH}/t_{PHL}	Propagation delay C_{Pn} to Q_n (\bar{PE} = High)	$C_L = 50\text{pF}$	5.5	6.2	ns
C_{PD}	Power dissipation capacitance ¹	$f = 1\text{MHz}; C_L = 50\text{pF}$	51	51	pF
C_{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	4.0	4.0	pF
I_{LATCH}	Latch-up current	Per Jedecl JC40.2 Standard 17	500	500	mA
f_{MAX}	Maximum clock frequency	$C_L = 50\text{pF}$	185	140	MHz

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O)$$

f_I = input frequency in MHz, C_L = output load capacitance in pF,


f_O = output frequency in MHz, V_{CC} = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$ = sum of outputs


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
20-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11161N 74ACT11161N
20-pin plastic SOL (300mil-wide)	-40°C to +85°C	74AC11161D 74ACT11161D


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161

The outputs of the counters may be preset to High or Low levels. A Low level at the Parallel Enable (\overline{PE}) input disables the counting action and causes the data at the $D_0 - D_3$ inputs to be loaded into the counter on the rising edge of the clock. Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset (MR) input sets all four outputs of the flip-flops ($Q_0 - Q_3$) to Low levels, regardless of the levels at CP, \overline{PE} , CET, and CEP inputs (thus providing an asynchronous clear function).

The carry look-ahead simplifies serial cascading of the counters. Both Count

Enable inputs (CEP and CET) must be High to count. The CET input is fed forward to enable the Terminal Count (TC) output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of Q_0 . This pulse can be used to enable the next cascaded stage.

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
20	MR	Asynchronous master reset (active Low)
19	CP	Clock input (Low-to-High, edge-triggered)
18, 17, 14, 13	$D_0 - D_3$	Data inputs
12	CEP	Count enable input
10	\overline{PE}	Parallel enable input (active Low)
11	CET	Count enable carry input
2, 3, 8, 9	$Q_0 - Q_3$	Counter outputs
1	TC	Terminal count output
4, 5, 6, 7	GND	Ground (0V)
15, 16	V_{CC}	Positive supply voltage

FUNCTION TABLE

OPERATING MODE	INPUTS						OUTPUTS	
	MR	CP	CEP	CET	\overline{PE}	D_n	Q_n	TC
Reset (clear)	L	X	X	X	X	X	L	L
Parallel load	H	↑	X	X	I	I	L	L
	H	↑	X	X	I	h	H	(1)
Count	H	↑	h	h	h	X	count	(1)
Hold (do nothing)	H	X	I	X	h	X	q_n	(1)
	H	X	X	I	h	X	q_n	L

H = High voltage level

L = Low voltage level

h = High voltage level one setup time prior to the Low-to High clock transition

I = Low voltage level one setup time prior to the Low-to High clock transition

X = Don't care

q = State of the referenced output prior to the Low-to High clock transition

↑ = Low-to-High clock transition


NOTE:

1. The TC output is High when CET is High and the counter is at Terminal Count (HHHH).


Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161


STATE DIAGRAM



TIMING DIAGRAM



LOGIC DIAGRAM



Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11161			74ACT11161			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_{amb}	Operating free-air temperature range	-40		+85	-40		+85	°C

NOTE:

1. No electrical or switching characteristics are specified at $V_{CC} < 3V$. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 TO +7.0	V
I_{IK} or V_I	DC input diode current ²	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
DC input voltage			-0.5 to $V_{CC} + 0.5$	V
I_{OK} or V_O	DC output diode current ²	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
DC output voltage			-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current per output pin	$V_O = 0$ to V_{CC}	± 50	mA
I_{CC} or I_{GND}	DC V_{CC} current		± 125	mA
	DC ground current		± 125	
T_{STG}	Storage temperature		-65 to 150	°C
P_{TOT}	Power dissipation per package	Above 70°C; derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C; derate linearly by 8mW/K	400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V_{CC}	74AC11161				74ACT11161				UNIT
				$T_{amb} = +25^{\circ}C$		$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$		$T_{amb} = +25^{\circ}C$		$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$		
				V	Min	Max	Min	Max	Min	Max	Min	Max
V_{IH}	High-level input voltage			3.0	2.10		2.10					V
				4.5	3.15		3.15		2.0		2.0	
				5.5	3.85		3.85		2.0		2.0	
V_{IL}	Low-level input voltage			3.0		0.90		0.90				V
				4.5		1.35		1.35		0.8		
				5.5		1.65		1.65		0.8		
V_{OH}	High-level output voltage	$V_I = V_{IL}$ or V_{IH}	$I_{OH} = -50\mu A$	3.0	2.9		2.9					V
				4.5	4.4		4.4		4.4		4.4	
				5.5	5.4		5.4		5.4		5.4	
			$I_{OH} = -4mA$	3.0	2.58		2.48					
				4.5	3.94		3.8		3.94		3.8	
			$I_{OH} = -24mA$	5.5	4.94		4.8		4.94		4.8	
				5.5			3.85				3.85	
V_{OL}	Low-level output voltage	$V_I = V_{IL}$ or V_{IH}	$I_{OL} = 50\mu A$	3.0		0.1		0.1				V
				4.5		0.1		0.1		0.1		
				5.5		0.1		0.1		0.1		
			$I_{OL} = 12mA$	3.0		0.36		0.44				
				4.5		0.36		0.44		0.36		
			$I_{OL} = 24mA$	5.5		0.36		0.44		0.36		
				5.5			1.65				1.65	
I_I	Input leakage current	$V_I = V_{CC}$ or GND	5.5		± 0.1		± 1.0		± 0.1		± 1.0	μA
I_{CC}	Quiescent supply current	$V_I = V_{CC}$ or GND, $I_O = 0mA$	5.5		8.0		80		8.0		80	μA
ΔI_{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V_{CC} or GND	5.5						0.9		1.0	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC} .

Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161

AC ELECTRICAL CHARACTERISTICS AT 3.3V $\pm 0.3V$

SYMBOL	PARAMETER	WAVEFORM	74AC11161					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
			Min	Typ	Max	Min	Max		
f_{MAX}	Maximum clock frequency	1	100	130		100		MHz	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "H")	1	3.0 3.6	7.9 8.8	9.8 10.8	3.0 3.6	10.9 12.0	ns	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "L")	1	2.9 3.4	7.8 8.6	9.6 10.6	2.9 3.4	10.7 11.8	ns	
t_{PLH} t_{PHL}	Propagation delay CP to TC	1	4.0 4.9	10.0 11.3	12.1 13.8	4.0 4.9	13.3 15.4	ns	
t_{PLH} t_{PHL}	Propagation delay CET to TC	3	2.0 2.5	5.7 6.2	7.2 7.7	2.0 2.5	7.9 8.4	ns	
t_{PHL}	Propagation delay MR to Q_n	2	3.8	9.3	11.3	3.8	12.7	ns	
t_{PHL}	Propagation delay MR to TC	2	5.2	12.0	14.3	5.2	15.8	ns	
t_S	Setup time, High or Low D_n to CP	4	4.5			4.5		ns	
t_H	Hold time, High or Low D_n to CP	4	1.5			1.5		ns	
t_S	Setup time, High or Low PE to CP	4	6.5			6.5		ns	
t_H	Hold time, High or Low PE to CP	4	2.0			2.0		ns	
t_S	Setup time, High or Low CEP or CET to CP	5	6.5			6.5		ns	
t_H	Hold time, High or Low CEP or CET to CP	5	1.5			1.5		ns	
t_W	Clock pulse width (load) High or Low	1	4.0			4.0		ns	
t_W	Clock pulse width (count) High or Low	1	5.0			5.0		ns	
t_W	MR pulse width, Low	2	4.8			4.8		ns	
t_{REC}	Recovery time MR to CP	2	6.5			6.5		ns	

Synchronous presettable synchronous 4-bit binary counter, asynchronous reset
74AC/ACT11161
AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74AC11161					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
			Min	Typ	Max	Min	Max		
f_{MAX}	Maximum clock frequency	1	125	185		125		MHz	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "H")	1	2.5 3.0	5.0 5.9	6.9 8.0	2.5 3.0	7.6 8.9	ns	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "L")	1	2.5 3.0	4.9 5.7	6.8 7.6	2.5 3.0	7.5 8.6	ns	
t_{PLH} t_{PHL}	Propagation delay CP to TC	1	3.4 4.3	6.3 7.5	8.5 10.1	3.4 4.3	9.3 11.3	ns	
t_{PLH} t_{PHL}	Propagation delay CET to TC	3	1.7 2.3	3.7 4.3	5.3 5.9	1.7 2.3	5.6 6.4	ns	
t_{PHL}	Propagation delay MR to Q_n	2	3.5	6.3	8.2	3.5	9.2	ns	
t_{PHL}	Propagation delay \overline{MR} to TC	2	4.9	7.9	10.1	4.9	11.3	ns	
t_S	Setup time, High or Low D_n to CP	4	3.0			3.0		ns	
t_H	Hold time, High or Low D_n to CP	4	1.5			1.5		ns	
t_S	Setup time, High or Low \overline{PE} to CP	4	4.5			4.5		ns	
t_H	Hold time, High or Low \overline{PE} to CP	4	1.5			1.5		ns	
t_S	Setup time, High or Low CEP or CET to CP	5	4.5			4.5		ns	
t_H	Hold time, High or Low CEP or CET to CP	5	1.5			1.5		ns	
t_W	Clock pulse width (load) High or Low	1	4.0			4.0		ns	
t_W	Clock pulse width (count) High or Low	1	4.0			4.0		ns	
t_W	\overline{MR} pulse width, Low	2	3.7			3.7		ns	
t_{REC}	Recovery time \overline{MR} to CP	2	4.6			4.6		ns	

Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161


AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11161					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
			Min	Typ	Max	Min	Max		
f_{MAX}	Maximum clock frequency	1	105	140		105		MHz	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "H")	1	3.0 3.6	5.7 6.6	7.9 8.7	3.0 3.6	8.8 9.7	ns	
t_{PLH} t_{PHL}	Propagation delay CP to Q_n (\overline{PE} = "L")	1	3.0 3.5	5.6 6.5	7.6 8.5	3.0 3.5	8.4 9.6	ns	
t_{PLH} t_{PHL}	Propagation delay CP to TC	1	3.6 5.0	6.6 8.2	8.7 10.4	3.6 5.0	9.6 11.7	ns	
t_{PLH} t_{PHL}	Propagation delay CET to TC	3	2.0 3.1	4.0 6.4	5.6 9.0	2.0 3.1	6.2 9.9	ns	
t_{PHL}	Propagation delay MR to Q_n	2	4.6	8.5	11.6	4.6	12.9	ns	
t_{PHL}	Propagation delay MR to TC	2	5.8	10.0	13.0	5.8	14.5	ns	
t_S	Setup time, High or Low D_n to CP	4	5.0			5.0		ns	
t_H	Hold time, High or Low D_n to CP	4	0.5			0.5		ns	
t_S	Setup time, High or Low PE to CP	4	6.5			6.5		ns	
t_H	Hold time, High or Low \overline{PE} to CP	4	0.5			0.5		ns	
t_S	Setup time, High or Low CEP or CET to CP	5	7.0			7.0		ns	
t_H	Hold time, High or Low CEP or CET to CP	5	0.5			0.5		ns	
t_W	Clock pulse width (load) High or Low	1	4.8			4.8		ns	
t_W	Clock pulse width (count) High or Low	1	4.7			4.7		ns	
t_W	MR pulse width, Low	2	6.5			6.5		ns	
t_{REC}	Recovery time MR to CP	2	4.5			4.5		ns	


Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161


AC WAVEFORMS




Waveform 1. Waveforms Showing Clock to Outputs Propagation Delays and Clock Pulse Width



Waveform 2. Waveforms Showing the Master Reset (MR) Pulse Width, the Master Reset to Output (Qn, TC) Propagation Delays, and the Master Reset to Clock (CP) Recovery Time




Waveform 3. Waveforms Showing the Input (CET) to Output (TC) Propagation Delays

Waveform 4. Waveforms Showing the Data Set-up and Hold Times for the Input (D_n) and Parallel Enable Input PE

Synchronous presettable synchronous 4-bit binary counter, asynchronous reset

74AC/ACT11161

AC WAVEFORMS (Continued)




Waveform 5. Waveforms Showing CEP and CET Set-up and Hold Times

WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = GND$ to V_{CC} , $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL}$ to V_{OH}
ACT	$V_{IN} = GND$ to 3.0V, $V_M = 1.5V$	$V_M = 50\% V_{CC}$

TEST CIRCUIT



Test Circuit

DEFINITIONS

C_L = Load capacitance, 50pF; includes jig and probe capacitance

R_L = Load resistor, 500Ω

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators

Input pulses: PRR ≤ 10MHz

$t_r = t_f = 3ns$