





T-41-83

High Speed Optocouplers

Types 6N135, 6N136, OPI2502

**Features**

- High speed — 1 megabit/second
- TTL compatible
- High common mode transient immunity
- Wide bandwidth
- Open collector output
- U.L. Recognized, File No. E58730

Description

TRW's 6N135 and 6N136 JEDEC registered optocouplers are high speed devices consisting of GaAsP emitters and integrated photodetectors. The circuitry of each device consists of a photodiode driving an open collector transistor, inherently faster than a phototransistor. The OPI2502 is a high speed non-JEDEC part.

The 6N135 has a minimum current transfer ratio of 7% when driven with 16 mA and is compatible with TTL/CMOS or TTL/LSTTL as well as wide-band analog circuitry.

The 6N136, with a CTR of 19% minimum, can be driven from a TTL driver at 16 mA and will provide sufficient output to drive a single TTL load with a 5.6 kΩ pull-up resistor.

Pins 2 through 7 are compatible with the configuration of standard 6-pin DIP devices with phototransistor and photodarlington outputs. By supplying 1.5 to 15 volts bias to pin 8 the 6N135/6N136 optocouplers offer improved speed performance for existing circuits.

Absolute Maximum Ratings (No derating required up to 70°C)

Storage Temperature	-55°C to +125°C
Operating Temperature	-55°C to +100°C
Lead Soldering Temperature (1/16 inch [1.6 mm] from case for 10 seconds)	260°C
Average Input Current — I _I 	25 mA ⁽¹⁾
Peak Input Current — I _I (50% duty cycle, 1 ms pulse width)	50 mA ⁽²⁾
Peak Transient Input Current — I _I ≤ 1 μs pulse width, 300 pps)	1.0 A
Reverse Input Voltage — V _R	5.0 V
Input Power Dissipation	45 mW ⁽³⁾
Average Output Current — I _O	8.0 mA
Peak Output Current	16.0 mA
Emitter-Base Reverse Voltage	5.0 V
Supply and Output Voltage — V _{CC} , V _O	-0.5 V to 15 V
Base Current — I _B	5.0 mA
Output Power Dissipation	100 mW ⁽⁴⁾

Caution: This component is susceptible to damage from electrostatic discharge. Normal static prevention procedures should be used in handling.

Notes:

- (1) Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C.
- (2) Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C.
- (3) Derate linearly above 70°C free-air temperature at a rate of 0.9 mA/°C.
- (4) Derate linearly above 70°C free-air temperature at a rate of 2.0 mA/°C.
- (5) CMH is the maximum allowable dv/dt on the leading edge of a common mode pulse to ensure that the output will not switch from high to low.
- (6) CML is the maximum negative dv/dt allowable on the trailing edge of a common mode pulse to ensure that the output will not switch from low to high.
- (7) Test condition represents 1 TTL unit load with 5.6 kΩ pull-up resistor.
- (8) Test condition represents 1 LSTTL unit load with a 5.1 kΩ pull-up resistor.
- (9) Device considered a two-terminal device: pins 1, 2, 3 and 4 shorted together and pins 5, 6, 7 and 8 shorted together.

Applications

- Line receivers
- High speed logic isolation—TTL/TTL, TTL/LSTTL, TTL/CMOS, TTL/LSTTL
- Improved speed as replacement for 6-pin DIP isolators
- Improved linearity in analog circuit ground isolation

Types 6N135, 6N136, OPI2502

T-41-83

Electrical Characteristics Over recommended temperature ($T_A = 0^\circ\text{C}$ to 70°C), unless otherwise noted

Symbol	Parameter	Device	Min.	Typ.*	Max.	Units	Test Conditions	Figure
CTR*	Current Transfer Ratio	6N135	7.0	19.0		%	$I_F = 16.0 \text{ mA}, V_O = 0.40 \text{ V}, V_{CC} = 4.5 \text{ V}$ $T_A = 25^\circ\text{C}$	1, 2
		6N136	19.0	25	*	%		
		OPI2502	15.0		22	%		
CTR		6N135	5.0	16.0		%	$I_F = 16.0 \text{ mA}, V_O = 0.50 \text{ V}, V_{CC} = 4.5 \text{ V}$	6
		6N136	15.0	23		%		
VOL	Logic Low Output Voltage	6N135		0.100	0.40	V	$I_F = 16.0 \text{ mA}, I_O = 1.10 \text{ mA}, V_{CC} = 4.5 \text{ V}$	E
		6N136 OPI2502		0.100	0.40	V	$I_F = 16.0 \text{ mA}, I_O = 2.4 \text{ mA}, V_{CC} = 4.5 \text{ V}$	
IOH*	Logic High Output Current		3.0	500	nA		$I_F = 0 \text{ mA}, V_O = V_{CC} = 5.5 \text{ V}, T_A = 25^\circ\text{C}$	6
			0.010	1.00	μA		$I_F = 0 \text{ mA}, V_O = V_{CC} = 15.0 \text{ V}, T_A = 25^\circ\text{C}$	
IOH				50	μA		$I_F = 0 \text{ mA}, V_O = V_{CC} = 15.0 \text{ V}$	
ICCL	Logic Low Supply Current			40		μA	$I_F = 16.0 \text{ mA}, V_O = \text{Open}, V_{CC} = 15.0 \text{ V}$	
ICCH*	Logic High Supply Current			0.020	1.00	μA	$I_F = 0 \text{ mA}, V_O = \text{Open}, V_{CC} = 15.0 \text{ V}, T_A = 25^\circ\text{C}$	
					2.0	μA	$I_F = 0 \text{ mA}, V_O = \text{Open}, V_{CC} = 15.0 \text{ V}$	
VF*	Input Forward Voltage			1.60	1.70	V	$I_F = 16.0 \text{ mA}, T_A = 25^\circ\text{C}$	3
ΔVF/ΔTA	Temperature Coefficient of Forward Voltage			-1.80		mV/°C	$I_F = 16.0 \text{ mA}$	
BVR*	Input Reverse Breakdown Voltage		5.0			V	$I_R = 10.0 \mu\text{A}, T_A = 25^\circ\text{C}$	
CIN*	Input Capacitance			42		pF	$f = 1.00 \text{ MHz}, V_F = 0$	
IO*	Input-Output Insulation Leakage Current				1.00	μA	45% Relative Humidity, $t = 5.0 \text{ sec}$ $V_O = 3000 \text{ Vdc}, T_A = 25^\circ\text{C}$ (Note 9)	
RIO	Input-Output Resistance			10^{12}		Ω	$V_O = 500 \text{ Vdc}$ (Note 9)	
CIO	Input-Output Capacitance			0.50		pF	$f = 1.00 \text{ MHz}$ (Note 9)	
hFE	Transistor DC Current Gain			150		-	$V_O = 5.0 \text{ V}, I_O = 3.0 \text{ mA}$	

Switching Specifications ($T_A = 25^\circ\text{C}$) $V_{CC} = 5.0 \text{ V}$, $I_F = 16.0 \text{ mA}$, unless otherwise specified

tPHL	Propagation Delay Time to Logic Low at Output	6N135*	0.50	1.50	μs	$R_L = 4.1 \text{ k}\Omega$ (Note 8)	5, 9
		6N136* OPI2502	0.20	0.80	μs	$R_L = 1.90 \text{ k}\Omega$ (Note 7)	
tPLH	Propagation Delay Time to Logic High at Output	6N135*	0.40	1.50	μs	$R_L = 4.1 \text{ k}\Omega$ (Note 8)	5, 9
		6N136* OPI2502	0.30	0.80	μs	$R_L = 1.90 \text{ k}\Omega$ (Note 7)	
CMH	Common Mode Transient Immunity at Logic High Level Output	6N135	1000		V/μs	$I_F = 0 \text{ mA}, V_{CM} = 10.0 \text{ V}_p\text{-}_p, R_L = 4.1 \text{ k}\Omega$ (Notes 6, 8)	10
		6N136 OPI2502	1000		V/μs	$I_F = 0 \text{ mA}, V_{CM} = 10.0 \text{ V}_p\text{-}_p, R_L = 1.90 \text{ k}\Omega$ (Notes 6, 7)	10
CML	Common Mode Transient Immunity at Logic Low Level Output	6N135	-1000		V/μs	$V_{CM} = 10.0 \text{ V}_p\text{-}_p, R_L = 4.1 \text{ k}\Omega$ (Notes 5, 8)	10
		6N136 OPI2502	-1000		V/μs	$V_{CM} = 10.0 \text{ V}_p\text{-}_p, R_L = 1.90 \text{ k}\Omega$ (Notes 5, 7)	10

*JEDEC Registered Data

**All typicals at $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0 \text{ V}$, unless otherwise noted.

Types 6N135, 6N136, OPI2502

T-41-83

Typical Performance Curves

Figure 1. Output Current vs Output Voltage




Figure 2. Current Transfer Ratio vs Forward Current




Figure 3. Forward Current vs Forward Voltage




Figure 4. Current Transfer Ratio vs Temperature




Figure 5. Propagation Delay vs Temperature





Figure 6. Logic High Output Current vs Temperature



T-41-83

Figure 7. Small Signal Current Transfer Ratio vs Quiescent Input Current




Figure 9. **Switching Test Circuit***








Figure 8. Frequency Response



E

Figure 10. Test Circuit for Transient Immunity and Typical Waveforms



*JEDEC Registered Data.

TRW reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Optoelectronics Division, TRW Electronic Components Group, 1215 W. Crosby Rd., Carrollton, TX 75008 (214) 323-2200, TLX 6716032 or 215849
© TRW Inc. 1985. TRW is the name and mark of TRW Inc. Printed in U.S.A.

Plastic color may vary.

Printed in U.S.A.