

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

Rev. 7 — 15 April 2014

**Product data sheet** 

# 1. General description

The PCA9539; PCA9539R is a 24-pin CMOS device that provides 16 bits of General Purpose parallel Input/Output (GPIO) expansion with interrupt and reset for I<sup>2</sup>C-bus/SMBus applications and was developed to enhance the NXP Semiconductors family of I<sup>2</sup>C-bus I/O expanders. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.

The PCA9539; PCA9539R consists of two 8-bit configuration (input or output selection), input, output and polarity inversion (active HIGH or active LOW operation) registers. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the read register can be inverted with the Polarity inversion register. All registers can be read by the system master.

The PCA9539; PCA9539R is identical to the PCA9555 except for the removal of the internal I/O pull-up resistor which greatly reduces power consumption when the I/Os are held LOW, replacement of A2 with RESET and a different address range.

The PCA9539; PCA9539R open-drain interrupt output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system master that an input state has changed.

The power-on reset sets the registers to their default values and initializes the device state machine. In the PCA9539, the RESET pin causes the same reset/default I/O input configuration to occur without de-powering the device, holding the registers and I<sup>2</sup>C-bus state machine in their default state until the RESET input is once again HIGH. This input requires a pull-up to V<sub>DD</sub>. In the PCA9539R however, only the device state machine is initialized by the RESET pin and the internal general-purpose registers remain unchanged. Using the PCA9539R RESET pin will only reset the I<sup>2</sup>C-bus interface should it be stuck LOW to regain access to the I<sup>2</sup>C-bus. This allows the I/O pins to retain their last configured state so that they can keep any lines in their previously defined state and not cause system errors while the I<sup>2</sup>C-bus is being restored.

Two hardware pins (A0, A1) vary the fixed I<sup>2</sup>C-bus address and allow up to four devices to share the same I<sup>2</sup>C-bus/SMBus.

# 2. Features and benefits

- 16-bit I<sup>2</sup>C-bus GPIO with interrupt and reset
- Operating power supply voltage range of 2.3 V to 5.5 V (5.0 V ± 10 % for PCA9539PW/Q900 AEC-Q100 compliant devices)
- 5 V tolerant I/Os



- Polarity inversion register
- Active LOW interrupt output
- Active LOW reset input
- Low standby current
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 16 I/O pins which default to 16 inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Offered in three different packages: SO24, TSSOP24, and HVQFN24

# 3. Ordering information

| Type number       | Topside   | Package | Package   |          |  |  |  |  |
|-------------------|-----------|---------|---|----------|--|--|--|--|
|                   | marking   | Name    | Name Description  |          |  |  |  |  |
| PCA9539BS         | 9539      | HVQFN24 | plastic thermal enhanced very thin quad flat package;         | SOT616-1 |  |  |  |  |
| PCA9539RBS        | 539R      |         | no leads; 24 terminals; body $4 \times 4 \times 0.85$ mm      |          |  |  |  |  |
| PCA9539D          | PCA9539D  | SO24    | plastic small outline package; 24 leads;<br>body width 7.5 mm | SOT137-1 |  |  |  |  |
| PCA9539PW         | PCA9539PW | TSSOP24 | plastic thin shrink small outline package; 24 leads;          | SOT355-1 |  |  |  |  |
| PCA9539PW/Q900[1] | PCA9539PW |         | body width 4.4 mm   |          |  |  |  |  |
| PCA9539RPW        | PA9539RPW |         |   |          |  |  |  |  |

[1] PCA9539PW/Q900 is AEC-Q100 compliant. Contact I2C.support@nxp.com for PPAP.

# 3.1 Ordering options

#### Table 2.Ordering options

| Type number | Orderable<br>part number | Package | Packing method                                      | Minimum<br>order<br>quantity | Temperature  |
|-------------|--------------------------|---------|---|------------------------------|--|
| PCA9539BS   | PCA9539BS,115            | HVQFN24 | Reel 7" Q1/T1<br>*standard mark SMD <sup>[1]</sup>  | 1500                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$ |
|             | PCA9539BS,118            | HVQFN24 | Reel 13" Q1/T1<br>*standard mark SMD[1]             | 6000                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$ |
|             | PCA9539BSHP              | HVQFN24 | Reel 13" Q2/T3<br>*standard mark SMD <sup>[2]</sup> | 6000                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$ |
| PCA9539RBS  | PCA9539RBS,118           | HVQFN24 | Reel 13" Q1/T1<br>*standard mark SMD <sup>[1]</sup> | 6000                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$ |

# **NXP Semiconductors**

# PCA9539; PCA9539R

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset


| Table 2. | Ordering | options | continued |
|----------|----------|---------|-----------|
|----------|----------|---------|-----------|

| Type number    | Orderable<br>part number | Package | Packing method                                      | Minimum<br>order<br>quantity | Temperature   |
|----------------|--------------------------|---------|---|------------------------------|---|
| PCA9539D       |                          |         | Standard marking *<br>IC's tube -<br>DSC bulk pack  | 1200                         | $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$       |
|                | PCA9539D,118             | SO24    | Reel 13" Q1/T1<br>*standard mark SMD <sup>[1]</sup> | 1000                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$  |
| PCA9539PW      | PCA9539PW,112            | TSSOP24 | Standard marking *<br>IC's tube -<br>DSC bulk pack  | 1575                         | $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$       |
|                | PCA9539PW,118            | TSSOP24 | Reel 13" Q1/T1<br>*standard mark SMD <sup>[1]</sup> | 2500                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$  |
| PCA9539PW/Q900 | PCA9539PW/Q900,118       | TSSOP24 | Reel 13" Q1/T1<br>*standard mark SMD <sup>[1]</sup> | 2500                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$ |
| PCA9539RPW     | PCA9539RPW,118           | TSSOP24 | Reel 13" Q1/T1<br>*standard mark SMD <sup>[1]</sup> | 2500                         | $T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$  |

[1] Pin 1 in Quadrant 1; see Figure 2.


[2] Pin 1 in Quadrant 2; see Figure 3.

# 3.1.1 Pin 1 quadrant indication



#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset


# 4. Block diagram



16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

# 5. Pinning information

# 5.1 Pinning



# 5.2 Pin description


| A1223address input 1RESET324active LOW reset input. Driving this pin LOW<br>causes:<br>• PCA9539 to reset its state machine and<br>registers<br>• PCA9539R to reset its state machine, but<br>has no effect on its registersIO0_041port 0 input/output 0IO0_152port 0 input/output 1IO0_263port 0 input/output 1IO0_374port 0 input/output 3IO0_6107port 0 input/output 4IO0_596port 0 input/output 5IO0_6107port 0 input/output 4IO0_6107port 0 input/output 4IO1_01310port 1 input/output 1IO1_11411port 1 input/output 3IO1_41714port 1 input/output 4IO1_51815port 1 input/output 4IO1_61916port 1 input/output 5IO1_61916port 1 input/output 5IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial clock line input   | Symbol          | Pin           |                    | Description   |
|--|-----------------|---------------|--------------------|---|
| A1223address input 1RESET324active LOW reset input. Driving this pin LOW<br>causes:<br>• PCA9539 to reset its state machine and<br>registers<br>• PCA9539R to reset its state machine, but<br>has no effect on its registersIO0_041port 0 input/output 0IO0_152port 0 input/output 1IO0_263port 0 input/output 1IO0_374port 0 input/output 3IO0_6107port 0 input/output 4IO0_596port 0 input/output 5IO0_6107port 0 input/output 4IO0_6107port 0 input/output 4IO1_01310port 1 input/output 1IO1_11411port 1 input/output 3IO1_41714port 1 input/output 4IO1_51815port 1 input/output 4IO1_61916port 1 input/output 5IO1_61916port 1 input/output 5IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial clock line input   |                 | SO24, TSSOP24 | HVQFN24            |   |
| RESET324active LOW reset input. Driving this pin LOW<br>causes:<br>• PCA9539 to reset its state machine and<br>registers<br>• PCA9539R to reset its state machine, but<br>has no effect on its registersIO0_041port 0 input/output 0IO0_152port 0 input/output 1IO0_263port 0 input/output 1IO0_374port 0 input/output 3IO0_485port 0 input/output 4IO0_596port 0 input/output 4IO0_6107port 0 input/output 5IO0_6107port 0 input/output 6IO0_7118port 0 input/output 7Vss129L1supply groundIO1_01310port 1 input/output 1IO1_11411port 1 input/output 3IO1_41714port 1 input/output 4IO1_51815port 1 input/output 4IO1_61916port 1 input/output 5IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial clock line input  | INT             | 1             | 22                 | interrupt output (open-drain)   |
| causes:• PCA9539 to reset its state machine and<br>registers• PCA9539R to reset its state machine, but<br>has no effect on its registers100_041port 0 input/output 0100_152port 0 input/output 1100_263port 0 input/output 2100_374100_485port 0 input/output 3100_596port 0 input/output 4100_59100_7118port 0 input/output 6100_7118port 0 input/output 7Vss12911supply ground101_013101port 1 input/output 1101_21512port 1 input/output 3101_41714port 1 input/output 3101_51815port 1 input/output 4101_51816port 1 input/output 5101_61916port 1 input/output 6101_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output  | A1              | 2             | 23                 | address input 1   |
| IO0_1         5         2         port 0 input/output 1           IO0_2         6         3         port 0 input/output 2           IO0_3         7         4         port 0 input/output 3           IO0_4         8         5         port 0 input/output 4           IO0_5         9         6         port 0 input/output 5           IO0_6         10         7         port 0 input/output 6           IO0_7         11         8         port 0 input/output 7           Vss         12         9[1]         supply ground           IO1_0         13         10         port 1 input/output 1           IO1_2         15         12         port 1 input/output 0           IO1_1         14         11         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 5           IO1_7         20         17         port 1 input/output 7           A0         21         18         address input 0         | RESET           | 3             | 24                 | <ul> <li>causes:</li> <li>PCA9539 to reset its state machine and registers</li> <li>PCA9539R to reset its state machine, but</li> </ul> |
| IO0_2         6         3         port 0 input/output 2           IO0_3         7         4         port 0 input/output 3           IO0_4         8         5         port 0 input/output 4           IO0_5         9         6         port 0 input/output 5           IO0_6         10         7         port 0 input/output 6           IO0_7         11         8         port 0 input/output 7           Vss         12         9 <sup>III</sup> supply ground           IO1_0         13         10         port 1 input/output 1           IO1_2         15         12         port 1 input/output 2           IO1_3         16         13         port 1 input/output 4           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input   | IO0_0           | 4             | 1                  | port 0 input/output 0   |
| ICO_3         7         4         port 0 input/output 3           ICO_4         8         5         port 0 input/output 4           ICO_5         9         6         port 0 input/output 5           ICO_6         10         7         port 0 input/output 6           ICO_7         11         8         port 0 input/output 7           Vss         12         9 <sup>[1]</sup> supply ground           IO1_0         13         10         port 1 input/output 1           IO1_2         15         12         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 1           IO1_2         15         12         port 1 input/output 4           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input | IO0_1           | 5             | 2                  | port 0 input/output 1   |
| IOO_4         8         5         port 0 input/output 4           IOO_5         9         6         port 0 input/output 5           IOO_6         10         7         port 0 input/output 6           IOO_7         11         8         port 0 input/output 7           Vss         12         9[1]         supply ground           IO1_0         13         10         port 1 input/output 0           IO1_1         14         11         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input           SDA         23         20         serial data line open-drain input/output  | IO0_2           | 6             | 3                  | port 0 input/output 2   |
| IO0_5         9         6         port 0 input/output 5           IO0_6         10         7         port 0 input/output 6           IO0_7         11         8         port 0 input/output 7           Vss         12         9[1]         supply ground           IO1_0         13         10         port 1 input/output 0           IO1_1         14         11         port 1 input/output 1           IO1_2         15         12         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input           SDA         23         20         serial data line open-drain input/output  | IO0_3           | 7             | 4                  | port 0 input/output 3   |
| IOO_6         10         7         port 0 input/output 6           IOO_7         11         8         port 0 input/output 7           V <sub>SS</sub> 12         9[1]         supply ground           IO1_0         13         10         port 1 input/output 0           IO1_1         14         11         port 1 input/output 1           IO1_2         15         12         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input           SDA         23         20         serial data line open-drain input/output  | IO0_4           | 8             | 5                  | port 0 input/output 4   |
| IO0_7       11       8       port 0 input/output 7         Vss       12       9[1]       supply ground         IO1_0       13       10       port 1 input/output 0         IO1_1       14       11       port 1 input/output 1         IO1_2       15       12       port 1 input/output 2         IO1_3       16       13       port 1 input/output 3         IO1_4       17       14       port 1 input/output 4         IO1_5       18       15       port 1 input/output 5         IO1_6       19       16       port 1 input/output 7         A0       21       18       address input 0         SCL       22       19       serial clock line input         SDA       23       20       serial data line open-drain input/output   | IO0_5           | 9             | 6                  | port 0 input/output 5   |
| Vss         12         9[1]         supply ground           IO1_0         13         10         port 1 input/output 0           IO1_1         14         11         port 1 input/output 1           IO1_2         15         12         port 1 input/output 2           IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input           SDA         23         20         serial data line open-drain input/output  | IO0_6           | 10            | 7                  | port 0 input/output 6   |
| IO1_0       13       10       port 1 input/output 0         IO1_1       14       11       port 1 input/output 1         IO1_2       15       12       port 1 input/output 2         IO1_3       16       13       port 1 input/output 3         IO1_4       17       14       port 1 input/output 4         IO1_5       18       15       port 1 input/output 5         IO1_6       19       16       port 1 input/output 7         A0       21       18       address input 0         SCL       22       19       serial clock line input         SDA       23       20       serial data line open-drain input/output  | IO0_7           | 11            | 8                  | port 0 input/output 7   |
| IO1_1       14       11       port 1 input/output 1         IO1_2       15       12       port 1 input/output 2         IO1_3       16       13       port 1 input/output 3         IO1_4       17       14       port 1 input/output 4         IO1_5       18       15       port 1 input/output 5         IO1_6       19       16       port 1 input/output 6         IO1_7       20       17       port 1 input/output 7         A0       21       18       address input 0         SCL       22       19       serial clock line input         SDA       23       20       serial data line open-drain input/output  | V <sub>SS</sub> | 12            | 9 <mark>[1]</mark> | supply ground   |
| IO1_2       15       12       port 1 input/output 2         IO1_3       16       13       port 1 input/output 3         IO1_4       17       14       port 1 input/output 4         IO1_5       18       15       port 1 input/output 5         IO1_6       19       16       port 1 input/output 6         IO1_7       20       17       port 1 input/output 7         A0       21       18       address input 0         SCL       22       19       serial clock line input         SDA       23       20       serial data line open-drain input/output  | IO1_0           | 13            | 10                 | port 1 input/output 0   |
| IO1_3         16         13         port 1 input/output 3           IO1_4         17         14         port 1 input/output 4           IO1_5         18         15         port 1 input/output 5           IO1_6         19         16         port 1 input/output 6           IO1_7         20         17         port 1 input/output 7           A0         21         18         address input 0           SCL         22         19         serial clock line input           SDA         23         20         serial data line open-drain input/output  | IO1_1           | 14            | 11                 | port 1 input/output 1   |
| IO1_41714port 1 input/output 4IO1_51815port 1 input/output 5IO1_61916port 1 input/output 6IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output   | IO1_2           | 15            | 12                 | port 1 input/output 2   |
| IO1_51815port 1 input/output 5IO1_61916port 1 input/output 6IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output   | IO1_3           | 16            | 13                 | port 1 input/output 3   |
| IO1_61916port 1 input/output 6IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output   | IO1_4           | 17            | 14                 | port 1 input/output 4   |
| IO1_72017port 1 input/output 7A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output   | IO1_5           | 18            | 15                 | port 1 input/output 5   |
| A02118address input 0SCL2219serial clock line inputSDA2320serial data line open-drain input/output   | IO1_6           | 19            | 16                 | port 1 input/output 6   |
| SCL2219serial clock line inputSDA2320serial data line open-drain input/output  | IO1_7           | 20            | 17                 | port 1 input/output 7   |
| SDA   23   20   serial data line open-drain input/output   | A0              | 21            | 18                 | address input 0   |
|  | SCL             | 22            | 19                 | serial clock line input   |
|  | SDA             | 23            | 20                 | serial data line open-drain input/output  |
| v <sub>DD</sub> 24 21 supply voltage   | V <sub>DD</sub> | 24            | 21                 | supply voltage  |

[1] HVQFN24 package die supply ground is connected to both V<sub>SS</sub> pin and exposed center pad. V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

# 6. Functional description

Refer to Figure 4 "Block diagram of PCA9539; PCA9539R".

### 6.1 Device address



## 6.2 Registers

### 6.2.1 Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

#### Table 4.Command byte

| Command | Register                  |
|---------|---------------------------|
| 0       | Input port 0              |
| 1       | Input port 1              |
| 2       | Output port 0             |
| 3       | Output port 1             |
| 4       | Polarity inversion port 0 |
| 5       | Polarity inversion port 1 |
| 6       | Configuration port 0      |
| 7       | Configuration port 1      |

#### 6.2.2 Registers 0 and 1: Input port registers

This register is an input-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

#### Table 5. Input port 0 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | 10.7 | 10.6 | 10.5 | 10.4 | 10.3 | 10.2 | I0.1 | 10.0 |
| Default | Х    | Х    | Х    | Х    | Х    | Х    | Х    | Х    |

#### Table 6. Input port 1 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | l1.7 | l1.6 | l1.5 | l1.4 | l1.3 | l1.2 | l1.1 | l1.0 |
| Default | Х    | Х    | Х    | Х    | Х    | Х    | Х    | Х    |

### 6.2.3 Registers 2 and 3: Output port registers

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as outputs by Registers 6 and 7. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

#### Table 7.Output port 0 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | O0.7 | O0.6 | O0.5 | O0.4 | O0.3 | O0.2 | O0.1 | O0.0 |
| Default | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

#### Table 8. Output port 1 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | 01.7 | O1.6 | O1.5 | O1.4 | 01.3 | 01.2 | 01.1 | O1.0 |
| Default | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

### 6.2.4 Registers 4 and 5: Polarity inversion registers

This register allows the user to invert the polarity of the Input port register data. If a bit in this register is set (written with '1'), the Input port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the Input port data polarity is retained.

#### Table 9. Polarity inversion port 0 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | N0.7 | N0.6 | N0.5 | N0.4 | N0.3 | N0.2 | N0.1 | N0.0 |
| Default | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

#### Table 10. Polarity inversion port 1 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | N1.7 | N1.6 | N1.5 | N1.4 | N1.3 | N1.2 | N1.1 | N1.0 |
| Default | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## 6.2.5 Registers 6 and 7: Configuration registers

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. At reset, the device's ports are inputs.

#### Table 11. Configuration port 0 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | C0.7 | C0.6 | C0.5 | C0.4 | C0.3 | C0.2 | C0.1 | C0.0 |
| Default | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

#### Table 12. Configuration port 1 register

| Bit     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|------|------|------|------|------|------|------|------|
| Symbol  | C1.7 | C1.6 | C1.5 | C1.4 | C1.3 | C1.2 | C1.1 | C1.0 |
| Default | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

### 6.3 Power-on reset

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9539; PCA9539R in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9539; PCA9539R registers and SMBus state machine will initialize to their default states. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

For a power reset cycle,  $V_{DD}$  must be lowered below 0.2 V and then restored to the operating voltage.

# 6.4 **RESET** input


A reset can be accomplished by holding the RESET pin LOW for a minimum of  $t_{w(rst)}$ . In the PCA9539 the registers and SMBus/I<sup>2</sup>C-bus state machine will be held in their default state until the RESET input is once again HIGH. This input typically requires a pull-up to V<sub>DD</sub>. In the PCA9539R, only the device state machine is initialized. The internal general-purpose registers remain unchanged. Using the PCA9539R hardware reset pin will only reset the I<sup>2</sup>C-bus interface should it be stuck LOW to regain access to the I<sup>2</sup>C-bus. This allows the I/O pins to retain their last configured state so that they can keep any lines in their previously defined state and not cause system errors while the I<sup>2</sup>C-bus is being restored.

#### 6.5 I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above V<sub>DD</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the Output port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either  $V_{DD}$  or  $V_{SS}$ .

### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset




## 6.6 Bus transactions

### 6.6.1 Writing to the port registers

Data is transmitted to the PCA9539; PCA9539R by sending the device address and setting the least significant bit to a logic 0 (see Figure 8 "PCA9539; PCA9539R device address"). The command byte is sent after the address and determines which register will receive the data following the command byte.

The eight registers within the PCA9539; PCA9539R are configured to operate as four register pairs. The four pairs are Input ports, Output ports, Polarity inversion ports, and Configuration ports. After sending data to one register, the next data byte will be sent to the other register in the pair (see Figure 10 and Figure 11). For example, if the first byte is sent to Output port 1 (register 3), then the next byte will be stored in Output port 0 (register 2). There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.





NXP Semiconductors

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

## 6.6.2 Reading the port registers

In order to read data from the PCA9539; PCA9539R, the bus master must first send the PCA9539; PCA9539R address with the least significant bit set to a logic 0 (see Figure 8 "PCA9539; PCA9539R device address"). The command byte is sent after the address and determines which register will be accessed. After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1. Data from the register defined by the command byte will then be sent by the PCA9539; PCA9539R (see Figure 12, Figure 13 and Figure 14). Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional bytes may be read but the data will now reflect the information in the other register in the pair. For example, if you read Input port 1, then the next byte read would be Input port 0. There is no limitation on the number of data bytes received in one read transmission but the final byte received, the bus master must not acknowledge the data.





NXP

Semiconductors

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

τ

C

A9539;

J

CA9539R

Rev. 7 15 April 2014

3 of 37 PCA9539\_PCA9539R DATA 00 DATA 01 DATA 02 DATA 03 data into port 0 + I ← t<sub>h(D)</sub> t<sub>su(D)</sub> --DATA 10 DATA 11 DATA 12 data into port 1 - t<sub>h(D)</sub> t<sub>su(D)</sub> ĪNT All information provided in this document is subject to legal disclaimen t<sub>v(INT\_N)</sub> → - trst(INT\_N) SCL R/W STOP condition slave address 10.x l1.x l1.x 10.x DATA 03 DATA 00 DATA 10 DATA 12 SDA S 0 A0 А А A START condition acknowledge acknowledge acknowledge from master acknowledge non acknowledge from slave from master from master from master read from port 0 read from port 1 002aad729 © NXP Semiconductors N.V. 2014. All rights reserved Remark: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register). Fig 14. Read input port register, scenario 2

Product data sheet

Rev. 7

15 April 2014

14 of 37

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset τ C A9539; J **CA9539R** 

**NXP Semiconductors** 

### 6.6.3 Interrupt output

The open-drain interrupt output is activated when one of the port pins changes state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the Input port register is read (see Figure 13). A pin configured as an output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1 or the other way around.


**Remark:** Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input port register.

# 7. Characteristics of the l<sup>2</sup>C-bus

The l<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


# 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 15).



## 7.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 16).



All information provided in this document is subject to legal disclaimers

## 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 17).




## 7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset


# 8. Application design-in information



### 8.1 Minimizing I<sub>DD</sub> when the I/Os are used to control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{DD}$  through a resistor as shown in Figure 19. Since the LED acts as a diode, when the LED is off the I/O  $V_I$  is about 1.2 V less than  $V_{DD}$ . The supply current,  $I_{DD}$ , increases as  $V_I$  becomes lower than  $V_{DD}$ .

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{DD}$  when the LED is off. Figure 20 shows a high value resistor in parallel with the LED. Figure 21 shows  $V_{DD}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_I$  at or above  $V_{DD}$  and prevents additional supply current consumption when the LED is off.



# 9. Limiting values

#### Table 13. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol              | Parameter                      | Conditions                        | Min          | Max  | Unit |
|---------------------|--------------------------------|-----------------------------------|--------------|------|------|
| V <sub>DD</sub>     | supply voltage                 |                                   | -0.5         | +6.0 | V    |
| V <sub>I/O</sub>    | voltage on an input/output pin |                                   | $V_{SS}-0.5$ | 6    | V    |
| lo                  | output current                 | on an I/O pin                     | -            | ±50  | mA   |
| l <sub>l</sub>      | input current                  |                                   | -            | ±20  | mA   |
| I <sub>DD</sub>     | supply current                 |                                   | -            | 160  | mA   |
| I <sub>SS</sub>     | ground supply current          |                                   | -            | 200  | mA   |
| P <sub>tot</sub>    | total power dissipation        |                                   | -            | 200  | mW   |
| T <sub>stg</sub>    | storage temperature            |                                   | -65          | +150 | °C   |
| T <sub>amb</sub>    | ambient temperature            | operating                         |              |      | ·    |
|                     |                                | all devices except PCA9539PW/Q900 | -40          | +85  | °C   |
|                     |                                | PCA9539PW/Q900                    | -40          | +125 | °C   |
| T <sub>j(max)</sub> | maximum junction temperature   |                                   | -            | 125  | °C   |

# **10. Static characteristics**

#### Table 14. Static characteristics for all devices except PCA9539PW/Q900

 $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = -40 \text{ °C to } +85 \text{ °C}; unless otherwise specified.}$ 

| Symbol           | Parameter                             | Conditions  | Min                | Тур  | Max                 | Unit |
|------------------|---------------------------------------|---|--------------------|------|---------------------|------|
| Supplies         | 5                                     |   |                    |      |                     |      |
| V <sub>DD</sub>  | supply voltage                        |   | 2.3                | -    | 5.5                 | V    |
| I <sub>DD</sub>  | supply current                        | Operating mode; $V_{DD} = 5.5 V$ ;<br>no load; $f_{SCL} = 100 \text{ kHz}$ ; $I/O = \text{inputs}$                    | -                  | 135  | 200                 | μA   |
| I <sub>stb</sub> | standby current                       | Standby mode; $V_{DD}$ = 5.5 V; no load;<br>V <sub>I</sub> = V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz; I/O = inputs | -                  | 0.25 | 1                   | μA   |
|                  |                                       | Standby mode; $V_{DD}$ = 5.5 V; no load; $V_{I} = V_{DD}$ ; $f_{SCL}$ = 0 kHz; I/O = inputs                           | -                  | 0.25 | 1                   | μA   |
| V <sub>POR</sub> | power-on reset voltage <sup>[1]</sup> | no load; $V_I = V_{DD}$ or $V_{SS}$   | -                  | 1.5  | 1.65                | V    |
| Input SC         | L; input/output SDA                   |   |                    |      |                     |      |
| V <sub>IL</sub>  | LOW-level input voltage               |   | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| V <sub>IH</sub>  | HIGH-level input voltage              |   | $0.7V_{DD}$        | -    | 5.5                 | V    |
| I <sub>OL</sub>  | LOW-level output current              | V <sub>OL</sub> = 0.4 V   | 3                  | -    | -                   | mA   |
| IL               | leakage current                       | $V_{I} = V_{DD} = V_{SS}$   | -1                 | -    | +1                  | μA   |
| Ci               | input capacitance                     | $V_{I} = V_{SS}$  | -                  | 6    | 10                  | pF   |
| I/Os             |                                       |   |                    |      |                     |      |
| V <sub>IL</sub>  | LOW-level input voltage               |   | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| VIH              | HIGH-level input voltage              |   | 0.7V <sub>DD</sub> | -    | 5.5                 | V    |
| I <sub>OL</sub>  | LOW-level output current              | $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}; V_{OL} = 0.5 \text{ V}$  | 2] 8               | 9    | -                   | mA   |
|                  |                                       | $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}; V_{OL} = 0.7 \text{ V}$  | 2] 10              | 11   | -                   | mA   |
| V <sub>OH</sub>  | HIGH-level output voltage             | $I_{OH} = -8 \text{ mA}; V_{DD} = 2.3 \text{ V}$  | <u>3</u> 1.8       | -    | -                   | V    |
|                  |                                       | $I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}$   | 3] 1.7             | -    | -                   | V    |
|                  |                                       | $I_{OH} = -8 \text{ mA}; V_{DD} = 3.0 \text{ V}$  | 3] 2.6             | -    | -                   | V    |
|                  |                                       | I <sub>OH</sub> = -10 mA; V <sub>DD</sub> = 3.0 V   | 3] 2.5             | -    | -                   | V    |
|                  |                                       | I <sub>OH</sub> = -8 mA; V <sub>DD</sub> = 4.75 V   | <u>3]</u> 4.1      | -    | -                   | V    |
|                  |                                       | I <sub>OH</sub> = -10 mA; V <sub>DD</sub> = 4.75 V  | 3] 4.0             | -    | -                   | V    |
| I <sub>LIH</sub> | HIGH-level input leakage current      | $V_{DD} = 5.5 \text{ V}; V_{I} = V_{DD}$  | -                  | -    | 1                   | μA   |
| I <sub>LIL</sub> | LOW-level input leakage current       | V <sub>DD</sub> = 5.5 V; V <sub>I</sub> = V <sub>SS</sub>   | -                  | -    | -1                  | μA   |
| Ci               | input capacitance                     |   | -                  | 3.7  | 5                   | pF   |
| Co               | output capacitance                    |   | -                  | 3.7  | 5                   | pF   |
| Interrupt        |                                       | 1   | I                  | 1    | 1                   | 1    |
| I <sub>OL</sub>  | LOW-level output current              | V <sub>OL</sub> = 0.4 V   | 3                  | -    | -                   | mA   |
|                  | puts A0, A1 and RESET                 | 1   | <u> </u>           |      | 1                   | 1    |
| V <sub>IL</sub>  | LOW-level input voltage               |   | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| V <sub>IH</sub>  | HIGH-level input voltage              |   | 0.7V <sub>DD</sub> | -    | 5.5                 | V    |
| ILI              | input leakage current                 |   | -1                 |      | +1                  | μA   |

[1]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

[2] Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0\_0 to IO0\_7 and IO1\_0 to IO1\_7) must be limited to a maximum current of 100 mA for a device total of 200 mA.

All information provided in this document is subject to legal disclaimers.

[3] The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0\_0 through IO0\_7 and 80 mA for IO1\_0 through IO1\_7).

#### Table 15. Static characteristics for PCA9539PW/Q900

 $V_{DD} = 5.0 \text{ V} \pm 10 \text{ }$ ;  $V_{SS} = 0 \text{ }$ ;  $T_{amb} = -40 \text{ }$ °C to +125 °C; unless otherwise specified.

| Symbol           | Parameter                             | Conditions   | Min                | Тур  | Max                 | Unit |
|------------------|---------------------------------------|--|--------------------|------|---------------------|------|
| Supplie          | S                                     |  |                    | -    |                     | -1   |
| V <sub>DD</sub>  | supply voltage                        |  | 4.5                | -    | 5.5                 | V    |
| I <sub>DD</sub>  | supply current                        | Operating mode; $V_{DD}$ = 5.5 V;<br>no load; $f_{SCL}$ = 100 kHz; I/O = inputs                              | -                  | 135  | 200                 | μA   |
| I <sub>stb</sub> | standby current                       | Standby mode; $V_{DD}$ = 5.5 V; no load; $V_I = V_{SS}$ ; $f_{SCL}$ = 0 kHz; I/O = inputs                    | -                  | 0.25 | 1                   | μA   |
|                  |                                       | Standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ ; $f_{SCL} = 0 \text{ kHz}$ ; $I/O = \text{inputs}$ | -                  | 0.25 | 1                   | μA   |
| V <sub>POR</sub> | power-on reset voltage <sup>[1]</sup> | no load; $V_I = V_{DD}$ or $V_{SS}$  | -                  | 1.5  | 1.65                | V    |
| Input SC         | CL; input/output SDA                  |  | ·                  |      |                     |      |
| VIL              | LOW-level input voltage               |  | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| VIH              | HIGH-level input voltage              |  | $0.7V_{DD}$        | -    | 5.5                 | V    |
| I <sub>OL</sub>  | LOW-level output current              | V <sub>OL</sub> = 0.4 V  | 3                  | -    | -                   | mA   |
| ۱ <sub>L</sub>   | leakage current                       | $V_{I} = V_{DD} = V_{SS}$  | -1                 | -    | +1                  | μA   |
| Ci               | input capacitance                     | V <sub>I</sub> = V <sub>SS</sub>   | -                  | 6    | 10                  | pF   |
| I/Os             |                                       |  |                    |      |                     |      |
| VIL              | LOW-level input voltage               |  | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| VIH              | HIGH-level input voltage              |  | $0.7V_{DD}$        | -    | 5.5                 | V    |
| I <sub>OL</sub>  | LOW-level output current              | V <sub>DD</sub> = 4.5 V; V <sub>OL</sub> = 0.5 V   | [ <u>2]</u> 8      | 9    | -                   | mA   |
|                  |                                       | V <sub>DD</sub> = 4.5 V; V <sub>OL</sub> = 0.7 V   | <mark>2]</mark> 10 | 11   | -                   | mA   |
| V <sub>OH</sub>  | HIGH-level output voltage             | $I_{OH} = -8 \text{ mA}; V_{DD} = 4.5 \text{ V}$   | <sup>[3]</sup> 4.1 | -    | -                   | V    |
|                  |                                       | $I_{OH} = -10 \text{ mA}; V_{DD} = 4.5 \text{ V}$  | <sup>[3]</sup> 4.0 | -    | -                   | V    |
| I <sub>LIH</sub> | HIGH-level input leakage current      | $V_{DD} = 5.5 \text{ V}; \text{ V}_{I} = V_{DD}$   | -                  | -    | 1                   | μA   |
| I <sub>LIL</sub> | LOW-level input leakage current       | $V_{DD}$ = 5.5 V; $V_{I}$ = $V_{SS}$   | -                  | -    | -1                  | μA   |
| Ci               | input capacitance                     |  | -                  | 3.7  | 5                   | pF   |
| Co               | output capacitance                    |  | -                  | 3.7  | 5                   | pF   |
| Interrup         | t INT                                 |  |                    |      |                     |      |
| I <sub>OL</sub>  | LOW-level output current              | V <sub>OL</sub> = 0.4 V  | 3                  | -    | -                   | mA   |
| Select in        | nputs A0, A1 and RESET                |  | ·                  |      |                     |      |
| V <sub>IL</sub>  | LOW-level input voltage               |  | -0.5               | -    | +0.3V <sub>DD</sub> | V    |
| V <sub>IH</sub>  | HIGH-level input voltage              |  | $0.7V_{DD}$        | -    | 5.5                 | V    |
| ILI              | input leakage current                 |  | -1                 | -    | +1                  | μA   |

[1]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

[2] Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0\_0 to IO0\_7 and IO1\_0 to IO1\_7) must be limited to a maximum current of 100 mA for a device total of 200 mA.

[3] The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0\_0 through IO0\_7 and 80 mA for IO1\_0 through IO1\_7).

# **11. Dynamic characteristics**

#### Table 16. Dynamic characteristics

| Symbol                  | Parameter   | Conditions |     | rd-mode<br>-bus | Fast-mode              | l <sup>2</sup> C-bus | Unit |
|-------------------------|---|------------|-----|-----------------|------------------------|----------------------|------|
|                         |   |            | Min | Max             | Min                    | Max                  |      |
| f <sub>SCL</sub>        | SCL clock frequency   |            | 0   | 100             | 0                      | 400                  | kHz  |
| t <sub>BUF</sub>        | bus free time between a STOP and START condition                  |            | 4.7 | -               | 1.3                    | -                    | μS   |
| t <sub>HD;STA</sub>     | hold time (repeated) START condition                              |            | 4.0 | -               | 0.6                    | -                    | μS   |
| t <sub>SU;STA</sub>     | set-up time for a repeated START condition                        |            | 4.7 | -               | 0.6                    | -                    | μS   |
| t <sub>SU;STO</sub>     | set-up time for STOP condition                                    |            | 4.0 | -               | 0.6                    | -                    | μS   |
| t <sub>VD;ACK</sub>     | data valid acknowledge time                                       | [1]        | 0.3 | 3.45            | 0.1                    | 0.9                  | μS   |
| t <sub>HD;DAT</sub>     | data hold time  |            | 0   | -               | 0                      | -                    | ns   |
| t <sub>VD;DAT</sub>     | data valid time   | [2]        | 300 | -               | 50                     | -                    | ns   |
| t <sub>SU;DAT</sub>     | data set-up time  |            | 250 | -               | 100                    | -                    | ns   |
| t <sub>LOW</sub>        | LOW period of the SCL clock                                       |            | 4.7 | -               | 1.3                    | -                    | μS   |
| t <sub>HIGH</sub>       | HIGH period of the SCL clock                                      |            | 4.0 | -               | 0.6                    | -                    | μS   |
| t <sub>f</sub>          | fall time of both SDA and SCL signals                             | [3]        | -   | 300             | 20 + 0.1C <sub>b</sub> | 300                  | ns   |
| t <sub>r</sub>          | rise time of both SDA and SCL signals                             | [3]        | -   | 1000            | 20 + 0.1C <sub>b</sub> | 300                  | ns   |
| t <sub>SP</sub>         | pulse width of spikes that must be suppressed by the input filter |            | -   | 50              | -                      | 50                   | ns   |
| Port timi               | ng  |            |     |                 |                        |                      |      |
| t <sub>v(Q)</sub>       | data output valid time  | [4]        | -   | 200             | -                      | 200                  | ns   |
| t <sub>su(D)</sub>      | data input set-up time  |            | 150 | -               | 150                    | -                    | ns   |
| t <sub>h(D)</sub>       | data input hold time  |            | 1   | -               | 1                      | -                    | μS   |
| Interrupt               | timing  |            |     |                 |                        |                      |      |
| t <sub>v(INT_N)</sub>   | valid time on pin INT   |            | -   | 4               | -                      | 4                    | μS   |
| t <sub>rst(INT_N)</sub> | reset time on pin INT   |            | -   | 4               | -                      | 4                    | μS   |
| RESET ti                | ming  | ·          |     |                 |                        |                      |      |
| t <sub>w(rst)</sub>     | reset pulse width   |            | 4   | -               | 4                      | -                    | ns   |
| t <sub>rec(rst)</sub>   | reset recovery time   |            | 0   | -               | 0                      | -                    | ns   |
| t <sub>rst</sub>        | reset time  | [5][6]     | 400 | -               | 400                    | -                    | ns   |

[1] t<sub>VD:ACK</sub> = time for acknowledgement signal from SCL LOW to SDA (out) LOW.

[2]  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

[3]  $C_b = total capacitance of one bus line in pF.$ 

[4]  $t_{v(Q)}$  measured from 0.7V<sub>DD</sub> on SCL to 50 % I/O output.


[5] Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.

[6] Upon reset, the full delay will be the sum of t<sub>rst</sub> and the RC time constant of the SDA bus.


# **NXP Semiconductors**


# PCA9539; PCA9539R

### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset




## Fig 22. Definition of timing on the l<sup>2</sup>C-bus







All information provided in this document is subject to legal disclaimers.

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset











23 of 37

### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

# **12. Test information**





#### Table 17. Test data


| Test              | Load  | Switch |                   |
|-------------------|-------|--------|-------------------|
|                   | CL    | RL     |                   |
| t <sub>v(Q)</sub> | 50 pF | 500 Ω  | $2 \times V_{DD}$ |

## **NXP Semiconductors**

# PCA9539; PCA9539R

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset


# 13. Package outline



#### Fig 30. Package outline SOT137-1 (SO24)

All information provided in this document is subject to legal disclaimers.


16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset



#### Fig 31. Package outline SOT355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset



# HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1

Fig 32. Package outline SOT616-1 (HVQFN24)

All information provided in this document is subject to legal disclaimers.

# **14. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

# 15. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

# 15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 15.3 Wave soldering

Key characteristics in wave soldering are:

All information provided in this document is subject to legal disclaimers.

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

# 15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 33</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 18 and 19

#### Table 18. SnPb eutectic process (from J-STD-020D)

| Package thickness (mm) | Package reflow temperature (°C) |       |  |  |  |  |
|------------------------|---------------------------------|-------|--|--|--|--|
|                        | Volume (mm <sup>3</sup> )       |       |  |  |  |  |
|                        | < 350                           | ≥ 350 |  |  |  |  |
| < 2.5                  | 235                             | 220   |  |  |  |  |
| ≥ 2.5                  | 220                             | 220   |  |  |  |  |


#### Table 19. Lead-free process (from J-STD-020D)

| Package thickness (mm) | Package reflow temperature (°C)<br>Volume (mm <sup>3</sup> ) |             |        |  |  |  |
|------------------------|--|-------------|--------|--|--|--|
|                        |  |             |        |  |  |  |
|                        | < 350  | 350 to 2000 | > 2000 |  |  |  |
| < 1.6                  | 260  | 260         | 260    |  |  |  |
| 1.6 to 2.5             | 260  | 250         | 245    |  |  |  |
| > 2.5                  | 250  | 245         | 245    |  |  |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 33.


16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

# 16. Soldering: PCB footprints



## Fig 34. PCB footprint for SOT137-1 (SO24); reflow soldering

PCA9539\_PCA9539R Product data sheet

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset




Fig 35. PCB footprint for SOT355-1 (TSSOP24); reflow soldering

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset




Fig 36. PCB footprint for SOT616-1 (HVQFN24); reflow soldering

PCA9539\_PCA9539R

33 of 37

# **17. Abbreviations**

| Table 20. Abbre      | Table 20. Abbreviations                    |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Acronym              | Description                                |  |  |  |  |  |
| ACPI                 | Advanced Configuration and Power Interface |  |  |  |  |  |
| CBT                  | Cross-Bar Technology                       |  |  |  |  |  |
| CDM                  | Charged-Device Model                       |  |  |  |  |  |
| CMOS                 | Complementary Metal-Oxide Semiconductor    |  |  |  |  |  |
| ESD                  | ElectroStatic Discharge                    |  |  |  |  |  |
| FET                  | Field-Effect Transistor                    |  |  |  |  |  |
| FF                   | Flip-Flop                                  |  |  |  |  |  |
| GPIO                 | General Purpose Input/Output               |  |  |  |  |  |
| HBM                  | Human Body Model                           |  |  |  |  |  |
| I <sup>2</sup> C-bus | Inter-Integrated Circuit bus               |  |  |  |  |  |
| I/O                  | Input/Output                               |  |  |  |  |  |
| LED                  | Light Emitting Diode                       |  |  |  |  |  |
| SMBus                | System Management Bus                      |  |  |  |  |  |

# **18. Revision history**

### Table 21. Revision history

| Document ID                     | Release date   | Data sheet status              | Change notice        | Supersedes           |  |  |  |
|---------------------------------|--|--------------------------------|----------------------|----------------------|--|--|--|
| PCA9539_PCA9539R v.7            | 20140415   | Product data sheet             | -                    | PCA9539_PCA9539R v.6 |  |  |  |
| Modifications:                  | • Table 1 "Orde  | ering information": added Tabl | e note [1] and Table | note [2]             |  |  |  |
|                                 | • Table 2 "Orde  | ering options":                |                      |                      |  |  |  |
|                                 | <ul> <li>added 'Orderable part number' PCA9539BSHP which has pin 1 in quadrant 2<br/>(versus the PCA9539BS,118 which has pin 1 in quadrant 1)</li> </ul> |                                |                      |                      |  |  |  |
|                                 |  | nethod' descriptions are expa  | · ·                  | )                    |  |  |  |
|                                 | Added Section  | n 3.1.1 "Pin 1 quadrant indica | ation"               |                      |  |  |  |
| PCA9539_PCA9539R v.6            | 20130206   | Product data sheet             | -                    | PCA9539_PCA9539R v.5 |  |  |  |
| PCA9539_PCA9539R v.5            | 20080728   | Product data sheet             | -                    | PCA9539_PCA9539R v.4 |  |  |  |
| PCA9539_PCA9539R v.4            | 20080519   | Product data sheet             | -                    | PCA9539 v.3          |  |  |  |
| PCA9539 v.3                     | 20060921   | Product data sheet             | -                    | PCA9539 v.2          |  |  |  |
| PCA9539 v.2<br>(9397 750 14048) | 20040930   | Product data sheet             | -                    | PCA9539 v.1          |  |  |  |
| PCA9539 v.1<br>(9397 750 12898) | 20040827   | Product data sheet             | -                    | -                    |  |  |  |

# **19. Legal information**

## **19.1 Data sheet status**

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

## **19.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

# 19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

## **NXP Semiconductors**

# PCA9539; PCA9539R

#### 16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

# **20. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## **NXP Semiconductors**

# PCA9539; PCA9539R

16-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

# 21. Contents

| 1          | General description 1                                |
|------------|--|
| 2          | Features and benefits 1                              |
| 3          | Ordering information 2                               |
| 3.1        | Ordering options 2                                   |
| 3.1.1      | Pin 1 quadrant indication 3                          |
| 4          | Block diagram 4                                      |
| 5          | Pinning information 5                                |
| 5.1        | Pinning  |
| 5.2        | Pin description 6                                    |
| 6          | Functional description7                              |
| 6.1        | Device address                                       |
| 6.2        | Registers 7  |
| 6.2.1      | Command byte 7                                       |
| 6.2.2      | Registers 0 and 1: Input port registers 8            |
| 6.2.3      | Registers 2 and 3: Output port registers 8           |
| 6.2.4      | Registers 4 and 5: Polarity inversion registers . 8  |
| 6.2.5      | Registers 6 and 7: Configuration registers 9         |
| 6.3        | Power-on reset                                       |
| 6.4<br>6.5 | RESET input  |
| 6.6        | I/O port   |
| 6.6.1      | Writing to the port registers                        |
| 6.6.2      | Reading the port registers                           |
| 6.6.3      | Interrupt output                                     |
| 7          | Characteristics of the I <sup>2</sup> C-bus          |
| 7.1        | Bit transfer   |
| 7.1.1      | START and STOP conditions                            |
| 7.2        | System configuration                                 |
| 7.3        | Acknowledge 16                                       |
| 8          | Application design-in information 17                 |
| 8.1        | Minimizing I <sub>DD</sub> when the I/Os are used to |
|            | control LEDs   |
| 9          | Limiting values 18                                   |
| 10         | Static characteristics                               |
| 11         | Dynamic characteristics 21                           |
| 12         | Test information                                     |
| 13         | Package outline                                      |
| 14         | Handling information                                 |
| 15         | Soldering of SMD packages                            |
| 15.1       | Introduction to soldering                            |
| 15.2       | Wave and reflow soldering                            |
| 15.3       | Wave soldering                                       |
| 15.4       | Reflow soldering                                     |
| 16         | Soldering: PCB footprints                            |
| 17         | Abbreviations  |
|            |  |

| 18   | Revision history    | 34 |
|------|---------------------|----|
| 19   | Legal information   | 35 |
| 19.1 | Data sheet status   | 35 |
| 19.2 | Definitions         | 35 |
| 19.3 | Disclaimers         | 35 |
| 19.4 | Trademarks          | 36 |
| 20   | Contact information | 36 |
| 21   | Contents            | 37 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

ors N.V. 2014. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 April 2014 Document identifier: PCA9539\_PCA9539R