



# 1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED

## FEATURES

- 200-pin, dual in-line memory module (SO-DIMM)
- Fast data transfer rates: PC2-6400\*, PC2-5300\*, PC2-4200 and PC2-3200
- Utilizes 800\*, 667\*, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$  to 3.6V
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4, 5 and 6
- Adjustable data-output drive strength
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- 64ms: 8,192 cycle refresh
- Gold edge contacts
- Dual Rank
- RoHS compliant
- JEDEC Package option
  - 200 Pin (SO-DIMM)
  - PCB – 30.00mm (1.181") TYP.

## DESCRIPTION

The WV3HG264M64EEU is a 2x64Mx64 Double Data Rate DDR2 SDRAM high density SO-DIMM. This memory module consists of sixteen 64Mx8 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-DIMM FR4 substrate.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

## OPERATING FREQUENCIES

	PC2-3200	PC2-4200	PC2-5300*	PC2-6400*
Clock Speed	200MHz	266MHz	333MHz	400MHz
CL-tRCD-tRP	3-3-3	4-4-4	5-5-5	6-6-6

\* Consult factory for availability



**PIN CONFIGURATION**





PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	VREF	51	DQS2	101	A1	151	DQ42
2	Vss	52	DM2	102	A0	152	DQ46
3	Vss	53	Vss	103	Vcc	153	DQ43
4	DQ4	54	Vss	104	Vcc	154	DQ47
5	DQ0	55	DQ18	105	A10/AP	155	Vss
6	DQ5	56	DQ22	106	BA1	156	Vss
7	DQ1	57	DQ19	107	BA0	157	DQ48
8	Vss	58	DQ23	108	RAS#	158	DQ52
9	Vss	59	Vss	109	WE#	159	DQ49
10	DM0	60	Vss	110	CS0#	160	DQ53
11	DQS0#	61	DQ24	111	Vcc	161	Vss
12	Vss	62	DQ28	112	Vcc	162	Vss
13	DQS0	63	DQ25	113	CAS#	163	NC
14	DQ6	64	DQ29	114	ODT0	164	CK1
15	Vss	65	Vss	115	CS1#	165	Vss
16	DQ7	66	Vss	116	A13	166	CK1#
17	DQ2	67	DM3	117	Vcc	167	DQS6#
18	Vss	68	DQS3#	118	Vcc	168	Vss
19	DQ3	69	NC	119	ODT1	169	DQS6
20	DQ12	70	DQS3	120	NC	170	DM6
21	Vss	71	Vss	121	Vss	171	Vss
22	DQ13	72	Vss	122	Vss	172	Vss
23	DQ8	73	DQ26	123	DQ32	173	DQ50
24	Vss	74	DQ30	124	DQ36	174	DQ54
25	DQ9	75	DQ27	125	DQ33	175	DQ51
26	DM1	76	DQ31	126	DQ37	176	DQ55
27	Vss	77	Vss	127	Vss	177	Vss
28	Vss	78	Vss	128	Vss	178	Vss
29	DQS1#	79	CKE0	129	DQS4#	179	DQ56
30	CK0	80	CKE1	130	DM4	180	DQ60
31	DQS1	81	Vcc	131	DQS4	181	DQ57
32	CK0#	82	Vcc	132	Vss	182	DQ61
33	Vss	83	NC	133	Vss	183	Vss
34	Vss	84	NC	134	DQ38	184	Vss
35	DQ10	85	NC	135	DQ34	185	DM7
36	DQ14	86	NC	136	DQ39	186	DQS7#
37	DQ11	87	Vcc	137	DQ35	187	Vss
38	DQ15	88	Vcc	138	Vss	188	DQS7
39	Vss	89	A12	139	Vss	189	DQ58
40	Vss	90	A11	140	DQ44	190	Vss
41	Vss	91	A9	141	DQ40	191	DQ59
42	Vss	92	A7	142	DQ45	192	DQ62
43	DQ16	93	A8	143	DQ41	193	Vss
44	DQ20	94	A6	144	Vss	194	DQ63
45	DQ17	95	Vcc	145	Vss	195	SDA
46	DQ21	96	Vcc	146	DQS5#	196	Vss
47	Vss	97	A5	147	DM5	197	SCL
48	Vss	98	A4	148	DQS5	198	SA0
49	DQS2#	99	A3	149	Vss	199	VCCSPD
50	NC	100	A2	150	Vss	200	SA1

**PIN NAMES**

Pin Name	Function
CK0,CK1	Clock Inputs, positive line
CK0#, CK1#	Clock Inputs, negative line
CKE0, CKE1	Clock Enables
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CS0#, CS1#	Chip Selects
A0-A9, A11-A13	Address Inputs
A10/AP	Address Input/Auto precharge
BA0,BA1	SDRAM Bank Address
ODT0,ODT1	On-die termination control
SCL	Serial Presence Detect (SPD) Clock Input
SDA	SPD Data Input/Output
SA1,SA0	SPD address
DQ0-DQ63	Data Input/Output
DM0-DM7	Data Masks
DQS0-DQS7	Data strobes
DQS0#-DQS7#	Data strobes complement
Vcc	Core and I/O Power
Vss	Ground
VREF	Input/Output Reference
VccSPD	SPD Power
NC	Spare pins, No connect



FUNCTIONAL BLOCK DIAGRAM



* Clock Wiring	
Clock Input	DDR2 SDRAMs
*CK0/CK0#	8 DDR2 SDRAMs
*CK1/CK1#	8 DDR2 SDRAMs

\* Wire per Clock Loading Table/Wiring Diagrams

Notes :

1. All resistor values are 22 ohms ± 5% unless otherwise specified
2. BAx, Ax, RAS#, CAS#, WE# resistors : 3.0 Ohms ±5%.



### DC OPERATING CONDITIONS

All voltages referenced to  $V_{SS}$

Parameter	Symbol	Rating			Units	Notes
		Min.	Type	Max.		
Supply Voltage	$V_{CC}$	1.7	1.8	1.9	V	
I/O Reference Voltage	$V_{REF}$	$0.49 \times V_{CC}$	$0.50 \times V_{CC}$	$0.51 \times V_{CC}$	V	1
I/O Termination Voltage	$V_{TT}$	$V_{REF}-0.04$	$V_{REF}$	$V_{REF}+0.04$	V	2

Notes:

- $V_{REF}$  is expected to equal  $V_{CC}/2$  of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on  $V_{REF}$  may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on  $V_{REF}$  may not exceed +/-2 percent of  $V_{REF}$ . This measurement is to be taken at the nearest  $V_{REF}$  bypass capacitor.
- $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	
$V_{CC}$	Voltage on $V_{CC}$ pin relative to $V_{SS}$	-0.5	2.3	V	
$V_{IN}$ , $V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.5	2.3	V	
$T_{STG}$	Storage Temperature	-55	100	°C	
$I_L$	Input leakage current; Any input $0V < V_{IN} < V_{CC}$ ; $V_{REF}$ input $0V < V_{IN} < 0.95V$ ; Other pins not under test = $0V$	Command/Address, RAS#, CAS#, WE#	-80	80	$\mu A$
		CS#, CKE	-40	40	$\mu A$
		CK, CK#	-40	40	$\mu A$
		DM	-10	10	$\mu A$
$I_{OZ}$	Output leakage current; $0V < V_{IN} < V_{CC}$ ; DQs and ODT are disable	-10	10	$\mu A$	
$I_{VREF}$	$V_{REF}$ leakage current; $V_{REF}$ = Valid $V_{REF}$ level	-32	32	$\mu A$	

### INPUT/OUTPUT CAPACITANCE

$T_A = 25^\circ C$ ,  $f = 100MHz$

Parameter	Symbol	Min	Max	Units
Input Capacitance (A0~A13, BA0~BA1, RAS#, CAS#, WE#)	$C_{IN1}$	20	36	pF
Input Capacitance (CKE0, CKE1), (ODT0, ODT1)	$C_{IN2}$	12	20	pF
Input Capacitance (CS0#, CS1#)	$C_{IN3}$	12	20	pF
Input Capacitance (CK0, CK0#, CK1, CK1#)	$C_{IN4}$	12	20	pF
Input Capacitance (DM0 ~ DM7), (DQS0 ~ DQS7)	$C_{IN5}$ (667)	9	11	pF
	$C_{IN5}$ (534)	9	12	pF
Input Capacitance (DQ0 ~ DQ63)	$C_{OUT1}$ (667)	9	11	pF
	$C_{OUT1}$ (534)	9	12	pF



**OPERATING TEMPERATURE CONDITION**

Parameter	Symbol	Rating	Units	Notes
Operating temperature	TOPER	0° to 85°	°C	1, 2

Notes:

1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2
2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

**INPUT DC LOGIC LEVEL**

All voltages referenced to V<sub>SS</sub>

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.125	V <sub>CC</sub> + 0.300	V
Input Low (Logic 0) Voltage	V <sub>IL</sub> (DC)	-0.300	V <sub>REF</sub> - 0.125	V

**INPUT AC LOGIC LEVEL**

All voltages referenced to V<sub>SS</sub>

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.250	-	V
Input Low (Logic 1) Voltage DDR2-667	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.200	-	V
Input Low (Logic 0) Voltage DDR2-400 & DDR2-533	V <sub>IL</sub> (DC)	-	V <sub>REF</sub> - 0.250	V
Input Low (Logic 0) Voltage DDR2-667, DDR2-800 TBD	V <sub>IL</sub> (DC)	-	V <sub>REF</sub> - 0.200	V



**ICC SPECIFICATION**

Symbol	Proposed Conditions	806	665	534	403	Units
ICC0*	Operating one bank active-precharge; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (l <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	744	704	704	mA
ICC1*	Operating one bank active-read-precharge; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(l <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (l <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as l <sub>CC</sub> 4W	TBD	864	824	824	mA
ICC2P**	Precharge power-down current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	128	128	128	mA
ICC2Q**	Precharge quiet standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	560	480	480	mA
ICC2N**	Precharge standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING	TBD	640	560	560	mA
ICC3P**	Active power-down current; All banks open; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	TBD	480	480	mA
		Slow PDN Exit MRS(12) = 1	TBD	192	192	mA
ICC3N**	Active standby current; All banks open; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (l <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	880	800	800	mA
ICC4W*	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(l <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> max(l <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1184	1024	944	mA
ICC4R*	Operating burst read current; All banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(l <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> max(l <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as l <sub>CC</sub> 4W	TBD	1224	1064	944	mA
ICC5**	Burst auto refresh current; t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ); Refresh command at every t <sub>RFC</sub> (l <sub>CC</sub> ) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	2400	2240	2240	mA
ICC6**	Self refresh current; CK and CK# at 0V; CE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal	TBD	128	128	mA
ICC7*	Operating bank interleave read current; All bank interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(l <sub>CC</sub> ), AL = t <sub>RC</sub> D(l <sub>CC</sub> )-1*t <sub>CK</sub> (l <sub>CC</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (l <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (l <sub>CC</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (l <sub>CC</sub> ), t <sub>RCD</sub> = 1*t <sub>CK</sub> (l <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.	TBD	1824	1824	1824	mA

ICC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Note:

\* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CE LOW) mode.

\*\* Value calculated reflects all module ranks in this operating condition.




**AC TIMING PARAMETERS & SPECIFICATIONS**

AC CHARACTERISTICS			806		665		534		403		UNIT	
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock	Clock cycle time	CL = 6	t <sub>CK (6)</sub>	TBD	TBD						ps	
		CL = 5	t <sub>CK (5)</sub>	TBD	TBD	3,000	8,000				ps	
		CL = 4	t <sub>CK (4)</sub>	TBD	TBD	3,750	8,000	3,750	8,000	5,000	8,000	ps
		CL = 3	t <sub>CK (3)</sub>	TBD	TBD	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width	t <sub>CH</sub>	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
	CK low-level width	t <sub>CL</sub>	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
	Half clock period	t <sub>HP</sub>	TBD	TBD	MIN (t <sub>CH</sub> , t <sub>CL</sub> )		MIN (t <sub>CH</sub> , t <sub>CL</sub> )		MIN (t <sub>CH</sub> , t <sub>CL</sub> )		ps	
Clock jitter	t <sub>JIT</sub>	TBD	TBD	-125	125	-125	125	-125	125	ps		
Data	DQ output access time from CK/CK#	t <sub>AC</sub>	TBD	TBD	-450	+450	-500	+500	-600	+600	ps	
	Data-out high-impedance window from CK/CK#	t <sub>HZ</sub>	TBD	TBD		t <sub>AC</sub> MAX		t <sub>AC</sub> MAX		t <sub>AC</sub> MAX	ps	
	Data-out low-impedance window from CK/CK#	t <sub>LZ</sub>	TBD	TBD	t <sub>AC</sub> MIN	t <sub>AC</sub> MAX	t <sub>AC</sub> MIN	t <sub>AC</sub> MAX	t <sub>AC</sub> MIN	t <sub>AC</sub> MAX	ps	
	DQ and DM input setup time relative to DQS	t <sub>DS</sub>	TBD	TBD	100		100		150		ps	
	DQ and DM input hold time relative to DQS	t <sub>DH</sub>	TBD	TBD	225		225		275		ps	
	DQ and DM input pulse width (for each input)	t <sub>DLPW</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>	
	Data hold skew factor	t <sub>QHS</sub>	TBD	TBD		340		400		450	ps	
	DQ...DQS hold, DQS to first DQ to go nonvalid, per access	t <sub>QH</sub>	TBD	TBD	t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		ps	
	Data valid output window (DVW)	t <sub>DVW</sub>	TBD	TBD	t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		ns	
Data Strobe	DQS input high pulse width	t <sub>DQSH</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>	
	DQS input low pulse width	t <sub>DQSL</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>	
	DQS output access time from CK/CK#	t <sub>DQSCK</sub>	TBD	TBD	-400	+400	-450	+450	-500	+500	ps	
	DQS falling edge to CK rising ... setup time	t <sub>DSS</sub>	TBD	TBD	0.2		0.2		0.2		t <sub>CK</sub>	
	DQS falling edge from CK rising ... hold time	t <sub>DSH</sub>	TBD	TBD	0.2		0.2		0.2		t <sub>CK</sub>	
	DQS...DQ skew, DQS to last DQ valid, per group, per access	t <sub>DQSQ</sub>	TBD	TBD		240		300		350	ps	
	DQS read preamble	t <sub>RPRE</sub>	TBD	TBD	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK</sub>	
	DQS read postamble	t <sub>RPST</sub>	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
	DQS write preamble setup time	t <sub>WPRES</sub>	TBD	TBD	0		0		0		ps	
	DQS write preamble	t <sub>WPRE</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>	
	DQS write postamble	t <sub>WPST</sub>	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
	Write command to first DQS latching transition	t <sub>DQSS</sub>	TBD	TBD	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	t <sub>CK</sub>	
	Address and control	Address and control input pulse width for each input	t <sub>IPW</sub>	TBD	TBD	0.6		0.6		0.6		t <sub>CK</sub>
Address and control input setup time		t <sub>IS</sub>	TBD	TBD	200		250		350		ps	
Address and control input hold time		t <sub>IH</sub>	TBD	TBD	275		375		475		ps	
Address and control input hold time		t <sub>ICD</sub>	TBD	TBD	2		2		2		t <sub>CK</sub>	

AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Continued on next page



**AC TIMING PARAMETERS (cont'd)**

AC CHARACTERISTICS			800		665		534		403		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Command and Address	ACTIVE to ACTIVE (same bank) command	t <sub>RC</sub>	TBD	TBD	55		60		65		ns
	ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	TBD	TBD	7.5		7.5		7.5		ns
	ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	TBD	TBD	15		15		15		ns
	Four Bank Activate period	t <sub>FAW</sub>	TBD	TBD	37.5	37.5	37.5	37.5	37.5	37.5	ns
	ACTIVE to PRECHARGE command	t <sub>RAS</sub>	TBD	TBD	45	70,000	45	70,000	45	70,000	ns
	Internal READ to precharge command delay	t <sub>RTP</sub>	TBD	TBD	7.5		7.5		7.5		ns
	Write recovery time	t <sub>WR</sub>	TBD	TBD	15		15		15		ns
	Auto precharge write recovery + precharge time	t <sub>DAL</sub>	TBD	TBD	t <sub>WR</sub> + t <sub>RP</sub>		t <sub>WR</sub> + t <sub>RP</sub>		t <sub>WR</sub> + t <sub>RP</sub>		ns
	Internal WRITE to READ command delay	t <sub>WTR</sub>	TBD	TBD	7.5		7.5		10		ns
	PRECHARGE command period	t <sub>RP</sub>	TBD	TBD	15		15		15		ns
	PRECHARGE ALL command period	t <sub>RPA</sub>	TBD	TBD	t <sub>RP</sub> +t <sub>CK</sub>		t <sub>RP</sub> +t <sub>CK</sub>		t <sub>RP</sub> +t <sub>CK</sub>		ns
	LOAD MODE command cycle time	t <sub>MRD</sub>	TBD	TBD	2		2		2		tck
CKE low to CK,CK# uncertainty	t <sub>DELAY</sub>	TBD	TBD	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		ns	
Self Refresh	REFRESH to Active of Refresh to Refresh command internal	t <sub>RFC</sub>	TBD	TBD	127.5	70,000	127.5	70,000	127.5	70,000	ns
	Average periodic refresh interval	t <sub>REFI</sub>	TBD	TBD		7.8		7.8		7.8	μs
	Exit self refresh to non-READ command	t <sub>XS<sub>NR</sub></sub>	TBD	TBD	t <sub>RFC</sub> (MIN) + 10		t <sub>RFC</sub> (MIN) + 10		t <sub>RFC</sub> (MIN) + 10		ns
	Exit self refresh to READ command	t <sub>XS<sub>RD</sub></sub>	TBD	TBD	200		200		200		tck
	Exit self refresh timing reference	t <sub>IS<sub>XR</sub></sub>	TBD	TBD	t <sub>IS</sub>		t <sub>IS</sub>		t <sub>IS</sub>		ps
ODT	ODT turn-on delay	t <sub>AOND</sub>	TBD	TBD	2	2	2	2	2	2	tck
	ODT turn-on	t <sub>AON</sub>	TBD	TBD	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	ps
	ODT turn-off delay	t <sub>AOFD</sub>	TBD	TBD	2.5	2.5	2.5	2.5	2.5	2.5	tck
	ODT turn-off	t <sub>AOF</sub>	TBD	TBD	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	ps
	ODT turn-on (power-down mode)	t <sub>AONPD</sub>	TBD	TBD	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	ps
	ODT turn-off (power-down mode)	t <sub>AOFFPD</sub>	TBD	TBD	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	ps
	ODT to power-down entry latency	t <sub>ANPD</sub>	TBD	TBD	3		3		3		tck
	ODT power-down exit latency	t <sub>AXPD</sub>	TBD	TBD	8		8		8		tck
Power-Down	Exit active power-down to READ command, MR[bit12=0]	t <sub>XARD</sub>	TBD	TBD	2		2		2		tck
	Exit active power-down to READ command, MR[bit12=1]	t <sub>XARDS</sub>	TBD	TBD	7 - AL		6 - AL		6 - AL		tck
	A Exit precharge power-down to any non-READ command.	t <sub>XP</sub>	TBD	TBD	2		2		2		tck
	CKE minimum high/low time	t <sub>CKE</sub>	TBD	TBD	3		3		3		tck

AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.





**ORDERING INFORMATION FOR D4**


Part Number	Clock/Data Rate Speed	CAS Latency	t <sub>RC</sub> D	t <sub>RP</sub>	Height**
WV3HG264M64EEU806D4xG*	400MHz/800Mb/s	6	6	6	30.00mm (1.181") TYP
WV3HG264M64EEU665D4xG*	333MHz/667Mb/s	5	5	5	30.00mm (1.181") TYP
WV3HG264M64EEU534D4xG	266MHz/533Mb/s	4	4	4	30.00mm (1.181") TYP
WV3HG264M64EEU403D4xG	200MHz/400Mb/s	3	3	3	30.00mm (1.181") TYP

\* Consult factory for availability

NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option


**PACKAGE DIMENSIONS FOR D4**



\*\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



**PART NUMBERING GUIDE**



**Document Title**

1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 0	Created	February 2005	Advanced
Rev 1	1.1 Updated AC specifications	November 2005	Advanced
Rev 2	2.1 Update Specifications <ul style="list-style-type: none"><li>• V<sub>CC</sub></li><li>• Maximum Rating</li></ul>	Febraury 2006	Advanced