PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DISCRIPTION

The M37120M6-XXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin plastic molded QFP. This single-chip microcomputer is useful for appliance controllers.


In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

FEATURES

Number of basic instructions 71	
Memory size	
ROM12288 bytes	
RAM256 bytes	
 Instruction execution time 	
1µs (minimum instructions at 4MHz frequency)	
Single power supply	
f(X _{IN})=4MHz ······5V±10%	
Power dissipation	
normal operation mode	
(at 4MHz frequency)······T. B. D	
Subroutine nesting128levels (Max.)	
• Interrupt······ 14types, 14vectors	
• 8-bit timer	
Programmable I/O ports	
(Ports P0, P1, P2, P3, P4) ······ 40	
• Input ports (Ports P6, P7)12	
• Serial I/O (8-bit)2	
• A-D converter (8-bit resolution) 8channels	
D-A converter (8-bit resolution) 6channels	
Watchdog timer	
 72-character on screen display function 	
Number of character 24 characters 3 lines	
Kinds of character ·····126	
Two clock generating circuits	
(One is for main clock, the other is for clock function)	


APPLICATION

TV, VCR



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37120M6-XXXFP

Parameter			Functions	
Number of basic instructions			71	
Instruction execution time Clock frequency			1μs (minimum instructions, at 4MHz frequency).	
			4MHz	
ROM			12288bytes	
Memory size	RAM		256bytes	
	P0, P1, P2, P3	1/0	8-bit×4	
	P4	1/0	8-bit×1	
	P6	Input	8-bit×1	
Input/Output port	P7	Input	4-bit×1	
	I, B, G, R, OUT1	Output	1-bit×5 (for CRT display function)	
	VSYNC, HSYNC	Input	1-bit×2 (for CRT display function)	
	DA _{OUT0} ~DA _{OUT5}	Output	1-bit×6	
Serial I/O			8-bit×2	
Timers			8-bit timer×4	
Subroutine nesting			128 (max)	
Interrupt			Four external interrupts, nine internal interrupts, one software interrupt	
Clock generating circuit			Two built-in circuits (ceramic or quartz crystal oscillator)	
Supply voltage			5V±10%	
Operating temperature ra	ange	−10~70°C		
Device structure			CMOS silicon gate	
Package			80-pin plastic molded QFP	
, 40,1490	Number of character		24 characters×3lines	
CRT display function	Kinds of character		126 (12×16 dots)	



PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V $\pm 10\%$ to V _{CC} , and 0V to V _{SS} .	
AV _{CC} , AV _{SS}	Analog power supply		Power supply input for A-D and D-A converters.	
CNV _{ss}	CNV _{SS}		This is connect to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CG} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an	
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.	
φ	Timing output	Output	The function of this pin can be selected either timing output or resetout output.	
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external	
Х _{соит}	Clock output for clock function	Output	clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open. This clock can be used as a program controlled the system clock.	
D-A _{OUTO} ~D-A _{OUTS}	D-A output	Output	Analog signal from D-A converter is output.	
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D and D-A converters.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Port P3 ₀ is in common with CRT input pin and P3 ₄ is in common with counter input pin.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same function as port P1, but the output structure is N-channel open drain.	
P6 ₀ ~P6 ₇	Input port P6	Input	Port P6 is an 8-bit input port. P6 ₀ ~P6 ₃ are in common with interrupt input pins and P6 ₄ ~P6 ₇ are in common with analog input pins.	
P7 ₀ ~P7 ₃	Input port P7	Input	Port P7 is an 4-bit input port and in common with analog input pins.	
OSC1, OSC2	Clock input for CRT display Clock output for CRT display	Input Output	This is the I/O pins of the clock generating circuit for the CRT display.	
H _{SYNC}	H _{SYNC} input	Input	This is the horizontal synchronizing signal input for CRT display.	
V _{SYNC}	V _{SYNC} input	Input	This is the vertical synchronizing signal input for CRT display.	
I, B, G, R, OUT1	CRT output	Output	This is an 5-bit output pin for CRT display.	



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY


A memory map for the M37120M6-XXXFP is shown in Figure 1. Addresses $\rm D000_{16}$ to FFFF₁₆ are assigned for the built-in ROM area which consists of 12288 bytes.

Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFDE_{16}$ to $FFFF_{16}$ are vector addresses used for reset and interrupts

(see interrupt chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000_{16} to $00BF_{16}$ and 0100_{16} to $013F_{16}$ are assigned for the built-in RAM which consists of 256 bytes. This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.







CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Date operatiions such as data transter, input/output, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index register X addressing mode, the value of the OPERAND added to the contents of the index register X specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address.

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8-bit of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8-bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically, so a push accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accomplished by the pop accumulator instruction (PLA). It is executed in the revese order of the PHA instruction.

The contents of the processor status register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the program counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pused into the stack manually. To return from a subroutine call, the RTS instruction is used.




Fig. 2 Register structure



PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediatly after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediated operation generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

The operation of a BRK instruction is similar to an interrupt. The BRK instruction is a non-maskable software interrupt that is used during program debugging. The break flag can be checked only by checking the content of the processor status register (PS) saved during an interrupt. The content of the processor status register (PS) is saved after setting flag B to "1" when the BRK instruction is used as an interrupt. It is cleared to "0" for other interrupts.

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly, without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a singed binary number. When the result exceeds ± 127 or ± 128 , the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is clear by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or clearing the N flag.



INTERRUPTS

Interrupts can be caused by 14 different events consisting of four external, nine internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed as described in the stack pointer (S) section above, interrupt inhibit flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 3 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt inhibit bit is "0". The interrupt request bit can be clear with a program, but not set. The interrupt enable bit can be set and clear with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 4 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF ₁₆ , FFFE ₁₆	Non-maskable
V _{SYNC} interrupt	2	FFFD ₁₆ , FFFC ₁₆	By V _{SYNC} signal of OSD
CRT interrupt	3	FFFB ₁₆ , FFFA ₁₆	By display completion of character block
INT ₀ interrupt	4	FFF9 ₁₆ , FFF8 ₁₆	External interrupt (phase programmable)
INT ₁ interrupt	5	FFF7 ₁₆ , FFF6 ₁₆	External interrupt (phase programmable)
INT ₂ interrupt	6	FFF5 ₁₆ , FFF4 ₁₆	External interrupt (phase programmable)
INT ₃ interrupt	7	FFF3 ₁₆ , FFF2 ₁₆	External interrupt (phase programmable)
Timer 1 interrupt	8	FFF1 ₁₆ , FFF0 ₁₆	
Timer 2 interrupt	9	FFEF ₁₆ , FFEE ₁₆	
Timer 3 interrupt	10	FFED ₁₆ , FFEC ₁₆	
Timer 4 interrupt	11	FFEB ₁₆ , FFEA ₁₆	
Serial I/O 1 interrupt	12	FFE9 ₁₆ , FFE8 ₁₆	
Serial I/O 2 interrupt	13	FFE7 ₁₆ , FFE6 ₁₆	
A-D conversion completion interrupt	14	FFE5 ₁₆ , FFE4 ₁₆	
Inhibit to use.		FFE3 ₁₆ , FFE2 ₁₆	
Inhibit to use.		FFE1 ₁₆ , FFE0 ₁₆	
BRK instruction interrupt	15	FFDF ₁₆ , FFDF ₁₆	Non-maskable software interrupt






Fig. 3 Structure of registers related to interrupt




Fig. 4 Interrupt control



TIMER

The M37120M6-XXXFP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 5. The count source for timer 1 through 4 can be selected by using bit 0, 1, 2 of the timer 12 mode register (address $00F8_{16}$) and bit 0, 1 of the timer 34 mode register (address $00F9_{16}$), as shown in Figure 6.

All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch.

Also All of the timers have interrupt generating functions. The timer interrupt request bit is set at the next count pulse after the timer reaches "0" (see interrupt section).

The starting and stopping of timers are controlled by bit 2, 3 of the timer 12 mode register and the timer 34 mode register. If the corresponding bit is "0", the timer starts counting, and the corresponding bit is "1", the timer stops.

At a reset or stop mode, FF₁₆ is automatically set in timer 3 and 07₁₆ in timer 4. And timer 4, timer 3 and the clock (ϕ divided by 8) are connected in series. Reset or stop mode is cleared by timer 4 overflow.




Fig. 5 Block diagram of timer 1 through 4






Fig. 6 Structure of timer mode registers

SERIAL I/O

M37120 has two serial I/Os which can operate in clock synchronous (Serial I/O 1, Serial I/O 2). Serial I/O 1 and 2 have the same funciton.

The block diagram of serial I/O is shown in Figure 7. In the serial I/O mode the receive ready signal (\overline{S}_{RDY}) , synchronous input/output clock (CLK), and the serial I/O (S_{OUT}, S_{IN}) , pins are used as port P4.

The serial I/O mode register 1, 2(address 00DC₁₆, 00DF₁₆) is an 6-bit register. Bit 0, 1, 2 of these registers are used to

select a synchronous clock source. Bits 3 and 4 decide whether P4 will be used as a serial I/O or not. When bit 3 is "1", P4₂, P4₆ become I/O pins of the synchronous clock. When an internal syncronous clock is selected, the clock is output from P4₂, P4₆. If the external synchronous clock is selected, the clock is input to P4₂, P4₆. And P4₁, P4₅ will be a serial output, and P4₀, P4₄ will be a serial input. To use P4₀, P4₄ as serial input, set the directional register bit which correspond to P4₀, P4₄, to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 7 Block diagram of serial I/O



To use the serial I/O, bit 3 needs to be set to "1", if it is "0" $P4_2$, $P4_6$ will function as a normal I/O. Bit 4 determines if $P4_3$, $P4_7$ are used as output pins for the receive data ready signal (bit 4="1", $\overline{S_{RDY}}$) or used as a normal I/O pin (bit 4="0"). Bit 5 is transfer direction selection bit. M37120 can be changed transfer direction by using this bit.

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock- The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the falling edge of write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M37120M6-XXXFP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O

register. At each falling edge of the fransfer clock, serial data is output to $P4_1$, $P4_5$. During the rising edge of this clock, data can be input from $P4_0$, $P4_4$ and the data in the serial I/O register will be shifted 1 bit. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock- If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 500kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 8.




Fig. 8 Serial I/O timing






Fig. 9 Structure of serial I/O mode registers



A-D CONVERTER

The A-D converter circuit is shown in Figure 11. The analog input ports of the A-D converter $(AN_0 \sim AN_7)$ are in common with in port $P6_4 \sim P6_7$, $P7_0 \sim P7_3$.

The A-D control register is located at address $00D3_{16}$. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. The AN pins, not to use as analog input, uses as normal I/O ports.

Bit 0, 1 and 2, and corresponding to analog input pin is shown in Figure 10. A-D conversion is accomplished by first selecting bit 0, 1 and 2 of the A-D control register for the analog input pin.

A-D conversion starts by setting "0" to bit 3 of the A-D control register. When A-D conversion is finished, an interrupt is generated. After A-D interrupt is accepted, the result of A-D conversion can be read from the A-D register.




Fig. 10 Structure of A-D control register




Fig. 11 A-D converter circuit



D-A CONVERTER

Two 8-bit resolution D-A converter channels are provided. Figure 12 shows a block diagram of the D-A converter. D-A conversion is performed by setting a value in the D-A conversion register (addresses $00D6_{16}\!\sim\!00DB_{16}$). The result of D-A conversion is output from the D-A output pin. The output analog voltage V_{DA} is determined by the value n (decimal) set in the D-A conversion register as follows: $V_{DA}\!=\!V_{REF}\!\times\!n/256~(n\!=\!0\!\sim\!255)$




Fig. 12 D-A converter block diagram

CRT DISPLAY FUNCTIONS

(1) Outline of CRT Display Functions

Table 2 outlines the CRT display functions. The M37120M6-XXXFP incorporates a 24 columns \times 3 lines CRT display control circuit. CRT display is controlled by the CRT display control register.

Up to 126 kinds of characters can be displayed, and colors can be specified for each character. Four colors can be displayed on one screen. A combination of up to 15 colors can be obtained by using each output signal (R, G, B, and I).

Characters are displayed in a 12×16 dot configuration to obtain smooth character patterns. (See Figure 13)

The following shows the procedure how to display characters on the CRT screen.

- ① Set the character to be displayed in display RAM.
- ② Set the display color by using the color register.
- ③ Specify the color register in which the display color is set by using the display RAM.
- ④ Specify the vertical position and character size by using the vertical position register.
- Specify the horizontal position by using the horizontal position register.
- Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the CRT starts operation according to the input of the V_{SYNC} signal.

The CRT display circuit has an extended display mode. This mode allows multiple lines (more than 3 lines) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 14 shows a block diagram of the CRT display control circuit. Figure 15 shows the structure of the CRT control register.

Table 2. Outline of CRT display functions

Parameter		Functions
Number of display character		24characters × 3 lines
Chara	cter configuration	12×16 dots (See Figure 13)
Kinds	of character 126	
character size		4 size selectable
C-1	Kinds of color	15(max.)
Color	Coloring unit	a character
Displ	ay expansion	Possible (multiple lines)




Fig. 13 CRT display character configuration






Fig. 14 Block diagram of CRT display control circuit




Fig. 15 Structure of CRT control register



(2) Display Position

The display positions of characters are specified in units called a "block." There are three blocks, block 1 to block 3. Up to 24 characters can be displayed in one block. (See (4) Display Memory.)

The display position of each block in both horizontal and vertical directions can be set by software.

The horizontal direction is common to all blocks, and is selected from 64-step display positions in units of 4Tc (Tc =oscillation cycle for display).

The display position in the vertical direction is selected from 128-step display positions for each block in units of four scanning lines.

If the display-start position of a block overlaps with some other block ((b) in Figure 16), a block of the smaller block No. $(1\sim3)$ is displayed.

If when one block is displaying, some other block is displayed at the same display position ((c) in Figure 16), the former block is overridden and the latter is displayed.




Fig. 16 Display position

The vertical position can be specified from 128-step positions (four scanning lines per step) for each block by setting values $00_{16} \sim 7F_{16}$ to bits $0 \sim 6$ in the vertical position

register (addresses $00E1_{16} \sim 00E3_{16}$). Figure 17 shows the structure of the vertical position register.




Fig. 17 Structure of vertical position registers

The horizontal direction is common to all blocks, and can be specified from 64-step display positions (4Tc per step (Tc=oscillation cycle for display) by setting values $00_{16}\sim$

 $3F_{16}$ to bits $0{\sim}5$ in the horizontal position register (address $00E0_{16})$. Figure 18 shows the structure of the horizontal position register.




Fig. 18 Structure of horizontal position register

(3) Character Size

The size of characters to be displayed can be selected from four sizes for each block. Use the caracter size register (address 00E4₁₆) to set a character size.

The character size in block 1 can be specified by using bits 0 and 1 in the caracter size register; the character size in block 2 can be specified by using bits 2 and 3; the character size in block 3 can be specified by using bits 4 and 5. Figure 19 shows the structure of the character size register.

The character size can be selected from four sizes: minimum size, medium size, large size, and extra large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the cycle of display oscillation (=Tc) in the width (horizontal) direction. The minimum size consists of (one scanning line) \times (1 Tc); the medium size consists of (two scanning lines) \times (2 Tc); the large size consists of (three scanning lines) \times (3 Tc); the extra large size consists of (four scanning lines) \times (4 Tc).

Table 3 shows the relationship between the set values in the character size register and the character sizes.




Fig. 20 Display start position of each character size (horizontal direction)




Fig. 19 Structure of character size register

Table 3. The relationship between the set values in the character size register and the character sizes

Set values in the character size register		t values in the character size register Character Width (horizontal)		Height (vertical)
CSn ₁	CSn _o	size	direction	direction
0	0	Small	1 T _C	1
0	1	Medium	2 T _C	2
1	0	Large	3 T _C	3
1	1	Extra large	4 T _C	4

Note: The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal start position is common to all blocks even when the character size varies with each block. (See Figure 20)



(4) Display Memory

There are two types of display memory: ROM for CRT display $(3000_{16} \sim 3 \text{FFF}_{16})$ used to store character dot data (masked) and display RAM $(2000_{16} \sim 20 \text{D7}_{16})$ used to specify the colors of characters to be displayed. The following describes each type of display memory.

① ROM for CRT display $(3000_{16} \sim 3FFF_{16})$

The CRT display ROM containns dot pattern data for characters to be displayed. For characters stored in this ROM to be actually displayed, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the CRT display ROM) into the CRT display RAM.

The CRT display ROM has a capacity of 4K bytes. Because 32 bytes are required for one character data, the ROM can contain up to 128 kinds of characters. Actually, however, because two characters are required for test pattern use, the ROM can contain up to 126 kinds of characters for display use.

The CRT display ROM space is broadly divided into

two areas. The [vertical 16 dots] \times [horizontal (left side) 8 dots] data of display characters are stored in addresses $3000_{16} \sim 37 \text{FF}_{16}$; the [vertical 16 dots] \times [horizontal (right side) 4 dots] data of display characters are stored in addresses $3800_{16} \sim 37 \text{FF}_{16}$. (See Figure 21) Note however that the four upper bits in the data to be written to addresses $3800_{16} \sim 37 \text{FF}_{16}$ must be set to "1" (by writing data $F0_{16} \sim FF_{16}$).

The character code used to specify a character to be displayed is determined based on the address in the CRT display ROM in which that character is stored.

Assume that data for one character is stored at $3XX0_{16} \sim 3XXF_{16}$ (XX denotes $00_{16} \sim 7F_{16}$) and $3YY0_{16} \sim 3YYF_{16}$ (YY denotes $80_{16} \sim FF_{16}$), then the character code for it is "XX₁₆."

In other words, character code for any given character is configured with two middle digits of the four-digit (hex- notated) address (3000 $_{16} \sim 37 FF_{16}$) where data for that character is stored.

Table 4 lists the character codes.




Fig. 21 Contained up form of display character



Table 4. List of the character code

Character and	Contained up addre	ess of character data
Character code	Left 8 dots lines	Right 4 dots lines
	3000 ₁₆	3800 ₁₆
0016	\$	\$
	300F ₁₆	380F ₁₆
	301 ₀₁₆	381016
01 ₁₆) 2015	∫ 381F ₁₆
	301F ₁₆	
00	3020 ₁₆ \	3820 ₁₆
02 ₁₆	302F ₁₆	382F ₁₆
	303016	3830 ₁₆
0316	50501g (555516
2318	303F ₁₆	383F ₁₆
:	•	:
	3100 ₁₆	390016
10 ₁₆	,	\$
	310F ₁₆	390F ₁₆
	3110 ₁₆	391016
11 ₁₆	\ 044E	3015
	311F ₁₆	391F ₁₆
:	•	
	34F0 ₁₆	3CF0 ₁₆
4F ₁₆	γ 34FF ₁₆	3CFF ₁₆
	3500 ₁₆	3D00 ₁₆
50 ₁₆	\$300 ₁₆	350016
3318	350F ₁₆	3D0F ₁₆
:	:	:
	37D0 ₁₆	3FD0 ₁₆
7D ₁₆	\$	\$
	37DF ₁₆	3FDF ₁₆
	37E0 ₁₆	3FE0 ₁₆
7E ₁₆ (Note)	3755	\ 3EEE
	37EF ₁₆	3FEF ₁₆
ZE (Note)	37F0 ₁₆	3FF0 ₁₆
7F ₁₆ (Note)	37FF ₁₆	3FFF ₁₆

Note: The test patterns are contained up in address 37E0₁₆~37FF₁₆ and 3FE0₁₆~3FFF₁₆.

2 RAM for CRT display (2000₁₆~20D7₁₆)

The CRT display RAM is allocated at addresses $2000_{16} \sim 20D7_{16}$, and is divided into a display character code specifying part and display color specifying part for each block. Table 5 shows the contents of the CRT display RAM.

When a character is to be display at the first character (leftmost) position in block 1, for example, it is necessary to write the character code to the seven low-order

bits (bits $0\sim6$) in address 2000_{16} and the color register No. to the two low-order bits (bits 0 and 1) in address 2080_{16} . The color register No. to be written here is one of the four registers in which the color to be displayed is set in advance. For details on color registers, refer to (5) Color Registers.

The structure of the CRT display RAM is shown in Figure 22. Write the character patterns at Table 6 and 7, when M37120M6-XXXFP is mask-ordered.

Table 5. The contents of RAM for CRT display

Block	Display position (from left)	Character code specification	Color specification
	1st column	2000 ₁₆	208016
	2nd column	2001 ₁₆	2081 ₁₆
	3rd column	2002 ₁₆	208216
Block 1	:	:	:
	22th column	2015 ₁₆	2095 ₁₆
	23th column	2016 ₁₆	2096 ₁₆
	24th column	2017 ₁₆	2097 ₁₆
		2018 ₁₆	2098 ₁₆
	Not used	:	:
		201F ₁₆	209F ₁₆
	1st column	2020 ₁₆	20A0 ₁₆
	2nd column	2021 ₁₆	20A1 ₁₆
	3rd column	2022 ₁₆	20A2 ₁₆
Block 2	:	:	:
	22th column	2035 ₁₆	20B5 ₁₆
	23th column	203616	20B6 ₁₆
	24th column	2037 ₁₆	20B7 ₁₆
		2038 ₁₆	20B8 ₁₆
	Not used	:	:
		203F ₁₆	20BF ₁₆
	1st column	2040 ₁₆	20C0 ₁₆
	2nd column	2041 ₁₆	20C1 ₁₆
	3rd column	2042 ₁₆	20C2 ₁₆
Block 3	:	:	:
	22th column	2055 ₁₆	20D5 ₁₆
	23th column	205616	20D6 ₁₆
	24th column	205716	20D7 ₁₆
	<u></u>	2058 ₁₆	
	Not used	:	
		207F ₁₆	



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 22 Structure of RAM for CRT display



Table 6. Test character patterns 1

Address	Data	Address	Data
37E0 ₁₆	4016	3FE0 ₁₆	F0 ₁₆
37E1 ₁₆	0416	3FE1 ₁₆	F0 ₁₆
37E2 ₁₆	0016	3FE2 ₁₆	F4 ₁₆
37E3 ₁₆	2016	3FE3 ₁₆	F0 ₁₆
37E4 ₁₆	0216	3FE4 ₁₆	F0 ₁₆
37E5 ₁₆	0016	3FE5 ₁₆	F2 ₁₆
37E6 ₁₆	1016	3FE6 ₁₆	F0 ₁₆
37E7 ₁₆	01,6	3FE7 ₁₆	F0 ₁₆
37E8 ₁₆	8016	3FE8 ₁₆	F0 ₁₆
37E9 ₁₆	0816	3FE9 ₁₆	F0 ₁₆
37EA ₁₆	0016	3FEA ₁₆	F8 ₁₆
37EB ₁₆	4016	3FEB ₁₆	F0 ₁₆
37EC ₁₆	0416	3FEC ₁₆	F0 ₁₆
37ED ₁₆	0016	3FED ₁₆	F4 ₁₆
37EE ₁₆	2016	3FEE ₁₆	F0 ₁₆
37EF ₁₆	0216	3FEF ₁₆	F0 ₁₆

Table 7. Test character patterns 2

Address	Data	Address	Data
37F0 ₁₆	0016	3FF0 ₁₆	F0 ₁₆
37F1 ₁₆	0016	3FF1 ₁₆	F0 ₁₆
37F2 ₁₆	0016	3FF2 ₁₆	F0 ₁₆
37F3 ₁₆	0016	3FF3 ₁₆	F0 ₁₆
37F4 ₁₆	0016	3FF4 ₁₆	F0 ₁₆
37F5 ₁₆	0016	3FF5 ₁₆	F0 ₁₆
37F6 ₁₆	0016	3FF6 ₁₆	F0 ₁₆
37F7 ₁₆	0016	3FF7 ₁₆	F0 ₁₆
37F8 ₁₆	0016	3FF8 ₁₆	F0 ₁₆
37F9 ₁₆	0016	3FF9 ₁₆	F0 ₁₆
37FA ₁₆	0016	3FFA ₁₆	F0 ₁₆
37FB ₁₆	0016	3FFB ₁₆	F0 ₁₆
37FC ₁₆	0016	3FFC ₁₆	F0 ₁₆
37FD ₁₆	0016	3FFD ₁₆	F0 ₁₆
37FE ₁₆	0016	3FFE ₁₆	F0 ₁₆
37FF ₁₆	0016	3FFF ₁₆	F0 ₁₆

(5) Color Registers

The color of a displayed character can be specified by setting the color to one of the four color registers (CO0 \sim CO3: addresses $00E6_{16}\sim00E9_{16}$) and then specifying that color register with the CRT display RAM.

There are four color outputs: R, G, B, and I. By using a combination of these outputs, it is possible to set 2^4 -1 (when no output)=15 colors. However, because only four

color registers are available, up to four colors can be displayed at one time.

R, G, B, and I outputs are set by using bits $0\sim3$ in the color register. Bit 4 in the color register is used to set a character or blank output; bit 5 is used to specify whether a character output or blank output. Figure 23 shows the structure of the color registers.




Fig. 23 Structure of color registers



(6) Half Character Width Color Select Mode

By setting "1" to bit 4 in the CRT control register (address 00EA₁₆) it is possible to specify colors in units of a half character size (vertical 16 dots×horizontal 6 dots) for characters in block 1 only.

In the half character width color select mode, colors of display characters in block 1 are specified as follows:

- The left half of the character is set to the color of the color register that is specified by bits 0 and 1 at the color register specifying addresses in the CRT display RAM (addresses 2080₁₆~2097₁₆).
- The right half of the character is set to the color of the color register that is specified by bits 2 and 3 at the color register specifying address in the CRT display RAM (addresses 2080₁₆~2097₁₆).




Fig. 24 Difference between normal color select mode and half character width color select mode.



(7) Multiline Display

The M37120M6-XXXFP can normally display three lines on the CRT screen by displaying three blocks at different horizontal positions.

In addition, it allows up to 16 lines to be displayed by using a CRT interrupt and display block counter.

The CRT interrupt works in such a way that when display of one block is terminated, an interrupt request is generated. In other words, character display for a certain block is initiated when the scanning line reaches the display position for that block (specified with vertical and horizontal position registers) and when the range of that block is exceeded, an interrupt is applied.

The display block counter is used to count the number of blocks that have just been displayed. Each time the display of one block is terminated, the contents of the counter are incremented by one.

For multiline display, it is necessary to enable the CRT interrupt (by clearing the interrupt disable flag to "0" and setting the CRT interrupt enable bit=bit 4 at address 00FE₁₆) to "1"), then execute the following processing in the CRT interrupt handling routine.

- Read the value of the display block counter.
- The block for which display is terminated (i.e., the cause of CRT interrupt generation) can be determined by the value read in ①.
- ③ Replace the display character data and display position of that block with the character data (contents of CRT display RAM) and display position (contents of vertical position and horizontal position registers) to be displayed next.

Figure 25 shows the structure of the display block counter.




Fig. 25 Structure of display block counter



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 26 Timing of CRT interrupt and count value of display block counter

(8) Caracter Border Function

An border of a one clock (one dot) equivalent size can be added to a character to be displayed in both horizontal and vertical directions.

The border is output from the OUT1, OUT2 pins. In this case, bits 4 and 5 in the color registers (contents output from the OUT pins) are nullified, and the border is output from the OUT pins instead.

Border can be specified in units of block by using the border select register (address $00E5_{16}$). Table 8 shows the relationship between the values set in the border select register and the character border function. Figure 28 shows the structure of the border select register.




Fig. 27 Example of border

Table 8. The relationship between the values set in the border select register and the character border function

Border selection register		Functions	Example of output		
MDn1	MDn0	Functions	Example of output		
			R, G, B, I output		
X	0	Normal OUT1, OUT2 ou	OUT1, OUT2 output		
	1		R, G, B, I output		
0		Border including character	OUT1, OUT2 output		
			R, G, B, I output		
1	1	Border not including character	OUT1, OUT2 output		

X: An X indicates either "0" or "1"




Fig. 28 Structure of border selection register

M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(9) CRT Output Pin Control

CRT output pins R, G, B, I, and OUT1 become output enable by setting bit 6 of CRT port control register. OUT2 is in common with port P3₀. This pin become output enable when bit 7 of CRT port control register is set after setting bit 0 of port P3 directional register.

The polarities of CRT outputs (R, G, B, I, and OUT1, as well as H_{SYNC} and V_{SYNC}) can be specified by using the CRT port control register (address $00EC_{16}$).

Use bits $0\sim4$ in the CRT port control register to set the output polarities of H_{SYNC} , V_{SYNC} , R/G/B, I, and OUT1. When these bits are cleared to "0", a positive polarity is selected; when the bits are set to "1", a negative polarity is selected.

Figure 29 shows the structure of the CRT port control register.

(10) OUT2 Control

Because function selection (such as character or blank output control, border selection, etc.) of OUT1 is the same as that of OUT2, OUT2 outputs the same data of OUT1.

OUT2 can output characters in specified character area by specifying bit 4 of RAM for display. This function is no use when blank output is setting by color register.




Fig. 29 Structure of CRT port control register



RESET CIRCUIT

The M37120M6-XXXFP is reset according to the sequence shown in Figure 31. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFE $_{16}$ as the low order address, when the RESET pin is held at "L" level for no less than $2\mu s$ while the power voltage is between 4 and 5.5V and the crystal oscillator oscillation is stable and then returned to "H" level.

The internal initializations following reset are shown in Figure 30.

Immediately after reset, the count of X_{IN} is stopped and X_{CIN} divided by 2 is selected as an internal clock. FF₁₆ is set timer 3 and 07₁₆ is set to timer 4 and timer 3 and timer 4 are connected. Also X_{CIN} divided by 16 is selected as the timer 3 count source. Reset is cleared by timer 4 overflow.

	Address	
(1) Port P0 directional register	(D0)(C1 ₁₆)	0 0 16
(2) Port P1 directional register	(D1)(C3 ₁₆)	0 0 16
(3) Port P2 directional register	(D2)(C5 ₁₆)	0 0 16
(4) Port P3 directional register	(D3)(C7 ₁₆)	0 0 16
(5) Port P4 directional register	(D4)(C9 ₁₆)	0 0 16
(6) A-D control register	(D3 ₁₆)	0 1 0 0 0
(7) INT edge selection register	(D4 ₁₆)	0 0 0 0
(8) D-A conversion register 5	(D6 ₁₆)	0 0 16
(9) D-A conversion register 4	(D7 ₁₆)	0 0 16
(10) D-A conversion register 3	(D8 ₁₆)	0 0 16
(11) D-A conversion register 2	(D9 ₁₆)	0 0 16
(12) D-A conversion register 1	. (DA ₁₆)	0 0 16
(13) D-A conversion register 0	(DB ₁₆)	0 0 16
(14) Serial I/O 1 mode register	(SM1) (DC ₁₆)	0 0 0 0 0 0
(15) Serial I/O 2 mode register	(SM2) (DE 16)	0 0 0 0 0 0
(16) CRT port control register	(E C 16)	0 0 16
(17) Display block counter	(EB ₁₆)	0 0 0 0
(18) CRT control register	(EA ₁₆)	0000000
(19) Color register 3	(€ 9 ₁₆)	000000
(20) Color register 2	(E8 ₁₆)	000000
(21) Color register 1	(E7 ₁₆)	000000
(22) Color register 0	(E6 ₁₆)	000000
(23) Horizontal location register	(E0 ₁₆)	0 0 16
(24) Watchdog timer	(EF ₁₆)	F F 16
(25) Timer 12 mode register	(T12M)(F 8 ₁₆)	000000
(26) Timer 34 modu register	(T34M)(F 9 ₁₆)	0000
(27) CPU mode register	(CM)(FB ₁₆)	1 1 1 1 1 0 0
(28) Interrupt request register 1	(F C ₁₆)	0 0 16
(29) Interrupt request register 2	(F D ₁₆)	00000
(30) Interrupt control register 1	(F E 16)	0 0 16
(31) Interrupt control register 2	(F F ₁₆)	0 0 0 0 0
(32) Processor status register		
(33) Program counter	(PC _H)	Contents of address FFFF ₁₆
	(PC _L)	Contents of address FFFE ₁₆
Note: Since the contents of both of above (including timers and RAM are undefined at reset, it	the serial I/O	than those listed register) and the

Fig. 30 Internal state of microcomputer at reset






Fig. 31 Timing diagram at reset

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs and pull-up transistor options available. As shown in Figure 1, P0 can be accessed as memory through zero page address 00C0₁₆. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00C1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port register and output. When data is read from the output port, the otuput pin level is not read, only the latched data of the port register is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

- (2) Port P1
 - Port P1 has the same function as P0.
- (3) Port P2
 - Port P2 has the same function as P0.
- (4) Port P3

Port P3 has the same functions P0 except that part of P3 is common with the CRT output pin and counter input pin.

(5) Port P4

Port P4 has the same functions P0. The output structure is N-channel open drain.

(6) Port P6

Port P6 has the same functions as P0. The lower 4-bit of this port are in common with interrupt input pins and the higher 4-bit of this port are in common with analog input pins.

(7) Port P7

Port P7 is an 4-bit input port. This port is in common with analog input pins.

(8) I/O pins for CRT display function

 $H_{\text{SYNC}},\ V_{\text{SYNC}}$ are input pins for deciding the display location. R, G, B, I, OUT1 are output the pattern of CRT display.



M37120M6-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) A NOP instruction must be used after the exection of a PLP instruction.
- (5) When the interrupt is processed, confirm the interrupt enable bit is enable state after into the interrupt routine. If so, check the request flag after that.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data ····· EPROM 3 sets



2 - 335

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
V _I	Input voltage RESET		−0.3 ~ 7	V
	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			
Vı	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ ,			V
	P7 ₀ ~P7 ₃ , X _{IN} , X _{CIN} ,	With respect to V _{SS}	-0.3~V _{cc} +0.3	
	V _{REF} , V _{SYNC} , H _{SYNC}	Output transistors are		
Vo	Output voltage X _{COUT}	at "off" state.	-0.3~2.5V (at high power mode)	
		9 6 7	~0.3~1.5V (at low power mode)	V
	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			
v_o	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , R, G, B, I, OUT1,		-0.3~V _{cc} +0.3	V
	X _{OUT} , φ, D-A _{OUTO} ~D-A _{OUTS}			

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=AV_{CC}=5V\pm10\%, T_a=-10\sim70\%$ unless otherwise noted)

Symbol	Parameter					
Cymbol	Farameter		Min.	Тур.	Max.	Unit
Voc	Supply voltage	f(X _{IN})=4MHz	4.5	5.0	5.5	.,
	Supply Voltage	f(X _{CIN})=32kHz	2.5	5.0	5.5	V
V _{ss}	Supply voltage		0	0	0	v
V _{IH}	"H" input voltage X _{CIN}		TBD		TBD	v
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P' P3 ₀ ~P3 ₇ , P4 ₀ ~P- P7 ₀ ~P7 ₃ , X _{IN} . OS RESET, H _{SYNC} , V _S	4 ₇ , P6 ₀ ∼P6 ₇ , C1,	0.8V _{CC}		V _{cc}	v
VIL	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 P3 ₀ ~P3 ₇ , P4 ₀ ~P4 P7 ₀ ~P7 ₃ , X _{IN} , OS	I ₇ , P6 ₀ ∼P6 ₇ ,	0		0. 2 V _{CC}	٧
VIL	"L" input voltage RESET		0		0.15V _{cc}	V
VIL	"L" input voltage X _{CIN}		0		TBD	V
V _{REF}	Reference voltage input V _{REF}		TBD		Vcc	_ v
VIA	Analog input voltage AN ₀ ~AN ₇		0		V _{REF}	V
I _{OL} (avg)		₇ , P1 ₀ ∼P1 ₇ , ₇ , P3 ₀ ∼P3 ₇ , ₇ , R, G, B, I, OUT1			2	mA
I _{он(avg)}	"H" average output current P0 ₀ ~P0 P2 ₀ ~P2 R, G, B,	7, P3 ₀ ∼P3 ₇ ,			1	mA
f(X _{IN})	Clock oscillating frequency				4.2	MHz
f(X _{CIN})	Clock oscillating frequency for clock	c function			32. 768	kHz
f(OSC1)	Clock oscillating frequency for OSD			7. 0		MHz



ELECTRICAL CHARACTERISTICS (Vcc=AVcc=5V±10%, Ta=-10~70°C unless otherwise noted)

·	Parameter	Test conditions	Limits			l 1 Unit
Symbol			Min.	Тур.	Max.	Onit
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , ϕ , R, G, B, I, OUT1	V _{CC} =4.5V I _{OH} =-0.5mA	2.4			V
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, ϕ , R, G, B, I, OUT1	V _{CC} =4.5V I _{OL} =0.5mA			0.4	٧
$V_{T+} - V_{T-}$	Hysteresis H _{SYNC} , V _{SYNC} , P6 ₀ ~P6 ₃ , P4 ₀ , P4 ₂ , P4 ₄ , P4 ₆ , P3 ₄ (Note 1)	V _{CC} =5.0V		0.5		٧
V _{T+} - V _{T-}	Hysteresis RESET	V _{cc} =5.0V	<u> </u>	0.5	-	V
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₃ , H _{SYNC} , V _{SYNC} , RESET	$V_{CC} = 5.5V$ $V_1 = 0V$			5	μА
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₃ , H _{SYNC} , V _{SYNC} , RESET	$V_{cc}=5.5V$ $V_i=5.5V$			5	μΑ
VRAM	RAM retention voltage	At stop mode	2.0		5.5	٧
lcc		At system operation, X_{IN} =4MHz, X_{CIN} =32kHz, $f(OSC1)$ =7MHz, Output transistors are at "off" state.		15		mA
	Supply current	At system operation, V _{CC} =3.0V, X _{IN} =stop, X _{CIN} =32kHz, At wait mode, Output transistors are at "off" state.		20	TBD	
		At low-speed operation mode, V _{CC} =3.0V, X _{IN} =stop, X _{CIN} =32kHz, At wait mode, Output transistors are at "off" state.		2	TBD	μ#
		At stop mode, X _{IN} =X _{CIN} =stop, Output transistors are at "off" state.		1	TBD	

Note 1: P6₀~P6₃ have the hysteresis only when these are used for interrupt input pins. P4₀, P4₂, P4₄, P4₆ have the hysteresis only when these are used for serial I/O pins. P3₄ has the hysteresis only when this is used for a timer input pin.

A-D CONVERTER CHARACTERISTICS

 $(\rm V_{CC}{=}AV_{CC}{=}~5~V,~~V_{SS}{=}~AV_{SS}{=}~0~V,~~T_{a}~{=}25^{\circ}\!C,~~f(\rm X_{IN}){=}~4~MHz~unless~otherwise~noted)$

	Parameter	Test conditions	Limits			
Symbol			Min.	Тур.	Max.	Unit
	Resolution				8	Bits
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.0V		±1.5	±3.0	LSB
T _{CONV}	Conversion time				24.5	μs
VIA	Analog input voltage		AVss		V _{REF}	V
V _{REF}	Reference input voltage				V _{CC}	V
RLADDER	Ladder resistance value	V _{REF} =5. 0V		40		kΩ
I _{VREF(AD)}	Reference input current (Note 2)	V _{REF} =5. 0V			0.3	mA
V _{AVCC}	Analog power supply input voltage			V _{CC}		٧
V _{AVSS}	Analog power supply input voltage			0		V

D-A CONVERTER CHARACTERISTICS

 $(\rm V_{CC} = \rm AV_{CC} = 5~\rm V,~\rm V_{SS} = \rm AV_{SS} = 0~\rm V,~\rm T_{A} = 25 ^{\circ}\rm C,~f(\rm X_{IN}) = 4~\rm MHz~unless~otherwise~noted)$

Symbol	Parameter	Test conditions	Limits			
	, alamoio	rest conditions	Min.	Тур.	Max.	Unit
	Resolution				8	Bits
	Full scale deviation	V _{CC} =AV _{CC} =V _{REF} =5.0V			1.0	%
T _{SU}	Set time				3	μs
VREF	Reference input voltage		4		Vcc	V
R _{OUT}	Output resistance		1	2	4	kΩ
VAVSS	Analog power supply input voltage			0		V
I _{VREF(DA)}	Reference power input current (Note 2)		0		15	mA

Note 2: The total of I_{VREF} is the sum of $I_{VREF(AD)}$ and $I_{VREF(DA)}$.

