

## Low-Power, 2.4 GHz ISM-Band IEEE 802.15.4<sup>TM</sup> RF Transceiver with Extended Proprietary Features

## Features

- IEEE 802.15.4<sup>™</sup>-2003 and IEEE 802.15.4-2006 Standard Compliant RF transceiver
- Multiple air-data-rates:
  - 250 kbps (IEEE 802.15.4)
  - 125, 500, 1000, 2000 kbps, co-existence with standard networks
- Configurable TX output power: -19 to 1 dBm
- Frame header duration scales with the selected data rate
- On-the-fly, per frame air-data-rate detection (link-by-link independent air-data-rates)
- Inferred destination addressing (to further save on framing overheads; optional)

## **Full-Featured MCU Support**

- · Hardware frame parser
- Hardware CSMA-CA controller, automatic Acknowledgment (ACK) and Frame Check Sequence (FCS)
- Supports all Clear Channel Assessment (CCA) modes
- · Reports ED, RSSI, LQI, and CFO
- Channel Agility with acknowledgments
- Two independent 128 byte frame buffers
- · Streaming mode to maximize throughput
- · Automatic packet retransmit capability
- Hardware Security Engine (AES-128) and configurable Encryption/Decryption mode

## Low-Power

- · Extreme minimization of radio ON time
  - Highest channel-admissible data rate used
  - 20%-70% overall reduction through framing
- 2 Mbps frames can reduce radio ON time by a factor of 4 to 8 with respect to 250 kbps frames
- 27.5 mA TX current (typical at 0 dBm)
- 13.5 mA RX current in RX Listen Power-Saving mode
- 15.5-16.5 mA RX current in RX Packet Demodulation mode (data rate and device Configuration dependent)
- Deep Sleep, Sleep, Crystal ON, and RX Listen
   Power-Saving modes
- Memory retention in Deep Sleep mode (<40 nA typical)
- Automated functions minimize MCU ON time


## General

- · Low external component count
- · Best-in-class battery life preservation
- Supply range: 1.5V to 3.6V
- Compact 32-pin 5x5 mm<sup>2</sup> QFN package
- Temperature range: -40°C to +85°C
- · Certified turnkey-ready solutions available

## Applications

- IEEE 802.15.4/ZigBee<sup>®</sup> systems (RF4CE and MiWi<sup>TM</sup> network)
- · Industrial monitoring and control
- IEEE 1588 precise timing protocol networks
- · Automatic meter reading
- · Home building automation
- Low-power wireless sensor networks
- · Consumer electronics, voice and audio

## Pin Diagram



## **Table of Contents**

1.0 Device Overview		
2.0 Hardware Description.		7
3.0 Functional Description		71
4.0 General Transceiver C	perations	
	pliant Frame Format and Frame Processing	
	mat and Frame Processing	
7.0 Advanced Link Behavi	or in Proprietary Packet Mode	
8.0 Bridging		197
9.0 Physical layer Function	18	199
10.0 Battery Life Optimization	חכ	
11.0 Electrical Characteristi	CS	
12.0 Packaging Information		
Appendix A: Revision Histor	/	
The Microchip Web Site		
Customer Change Notificatio	n Service	
Customer Support		
INDEX		

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

## 1.0 DEVICE OVERVIEW

MRF24XA is an IEEE 802.15.4™ Standard compliant 2.4 GHz RF transceiver with feature extensions. MRF24XA integrates the PHY and MAC functionality in a single-chip solution. MRF24XA implements a lowcost, low-power, high data rate (125 kbps to 2 Mbps) Wireless Personal Area Network (WPAN) device. All the data rates contains the same spectral shape requiring identical bandwidth. At 125 kbps data rate Direct Sequence Spread Spectrum (DSSS) is combined with error correction and coding for maximum range and robustness against interference. The 2 Mbps data rate is used to minimize radio ON time, therefore extending battery life. Figure 1-1 illustrates a simplified block diagram of a MRF24XA wireless node. MRF24XA interfaces to many popular Microchip PIC<sup>®</sup> microcontrollers through a 4-wire serial SPI interface, interrupt, GPIO, and RESET pins.

MRF24XA can also handle external Power Amplifier (PA) and Low Noise Amplifier (LNA).


MRF24XA provides hardware support for:

- Energy detection
- · Carrier sense
- Four CCA modes
- CSMA-CA algorithm
- · Automatic packet retransmission
- Automatic acknowledgement
- Independent transmit and receive buffers
- Security engine supports encryption and decryption for MAC sublayer and upper layer
- Inferred destination addressing
- Channel agility with ACKs
- Battery monitoring

These features reduce the processing load, allowing the use of low-cost 8-bit microcontrollers.

MRF24XA is compatible with Microchip's ZigBee<sup>®</sup>, MiWi™ and MiWi P2P software stacks. Each software stack is available as a free download, including source code, from the Microchip web site:

http://www.microchip.com/wireless.



## FIGURE 1-1: MRF24XA WIRELESS NODE BLOCK DIAGRAM

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

## 2.0 HARDWARE DESCRIPTION

## 2.1 Overview

MRF24XA is an IEEE 802.15.4 Standard compliant 2.4 GHz RF transceiver with extended feature set for longer battery life, higher throughput and increased operating range.

MRF24XA integrates the PHY and MAC functionality in a single-chip solution. Figure 2-1 illustrates a block diagram of the MRF24XA circuitry.

An external 16 MHz crystal clocks the frequency synthesizer and generates a 2.4 GHz frequency RF carrier.

The receiver is a zero-IF architecture consisting of a Low-Noise Amplifier, down conversion mixers, channel filters and baseband amplifiers with a Received Signal Strength Indicator (RSSI).

The transmitter is a direct conversion architecture with a 1 dBm maximum output (typical) and 20 dB power control range.

The internal transmitter and receiver circuits contains separate RFP and RFN input/output pins that connects to impedance matching circuitry (balun) and antenna. An external Power Amplifier or Low Noise Amplifier, or both is controlled through the PA and LNA pins.

Three general purpose Input/Output (GPIO) pins are configurable for control or monitoring purposes.

The power management circuitry consists of an integrated Low Dropout (LDO) voltage regulator and a 5-bit resolution Battery Monitor Block. MRF24XA is placed into a low-current (<40 nA typical) Deep Sleep mode.

The Media Access Controller (MAC) circuitry can sequence the transmit, receive and automatically enable the security operations. The host MCU can control these mechanisms through reaister configurations and Frame Control (FCtrl) field embedded in the downloaded formatted frames. Three alternative frame formats are supported: IEEE 802.15.4 2003, 2006 compliant MAC frame formats and a flexible and power-efficient advanced MAC frame format, which is proprietary. Before launching transmission, the host must load the buffer with a formatted frame. The hardware can optionally perform encryption and message integrity code appending as configured, then sends the frame appending a Frame Check Sequence (FCS).

Hardware can autonomously sequence acknowledge reception and automatic retransmissions.

In reception, the format of the demodulated frame is verified. Depending on the Configuration, duplicate frames, frames with corrupted FCS or address mismatch are discarded. On reception of valid frames, automatic acknowledge sending, decryption and message integrity checking are supported.

As the default, separate buffers are reserved for transmission and reception. Alternatively, either the Transmit Streaming (TX-Streaming) or the Receive Streaming (RX-Streaming) modes are selected whereby buffers are used by alternating between the two for servicing a single direction of data flow. The AES-128 engine are governed to perform network-layer security processing and supports complete security suites such as CTR, CBC-MAC and CCM\*.

Transceiver is controlled through a 4-wire SPI, interrupt and RESET pins.


## 2.2 Operating Modes

Table 2-1summarizestheOperatingmodesofMRF24XA.

		Internal Functional Blocks									
Operating Mode	1.2V LDO	Crystal Oscillator	Synthesizer	RX Front End	RX Baseband	TX Chain					
Deep Sleep	OFF	OFF	OFF	OFF	OFF	OFF					
Sleep	ON	OFF	OFF	OFF	OFF	OFF					
RFOFF Crystal ON	ON	ON	OFF	OFF	OFF	OFF					
RFOFF Synthesizer ON	ON	ON	ON	OFF	OFF	OFF					
RX Listen Power-Save	ON	ON	ON	ON	OFF	OFF					
RX Listen	ON	ON	ON	ON	ON	OFF					
ТХ	ON	ON	ON	OFF	OFF	ON					

## TABLE 2-1: MRF24XA POWER MODES

<sup>© 2015</sup> Microchip Technology Inc.



DS70005023C-page 8

## 2.4 Pin Descriptions

TABLE 2-2: MRF24XA PIN DESCRIPTION
------------------------------------

Pin	Symbol	Туре	Description
1	AVdd	Power	1.2V supply, normally connected to VREGOUT (pin 29)
2	RFOUTP	AO	Differential RF Output (+)
3	RFOUTN	AO	Differential RF Output (–)
4	AVdd	Power	1.2V supply, normally connected to VREGOUT (pin 29) <sup>(1)</sup>
5	RFINP	AI	Differential RF Input (+)
6	AVss	Ground	Ground
7	RFINN	AI	Differential RF Input (–)
8	AVdd	Power	1.2V supply, normally connected to VREGOUT (pin 29)
9	AVss	Power	Ground <sup>(1)</sup>
10	GPIO2	DIO	GPIO2
11	GPIO1	DIO	GPI01
12	GPIO0	DIO	GPI00
13	INT	DO	Interrupt Output, active-low
14	CS	DI	SPI Chip Select Pin, active-low
15	SCK	DI	SPI serial clock
16	SDI	DI	SPI serial data Input
17	SDO	DO	SPI serial data Output
18	RESET	DI	Reset Input, active-low
19	DVss	Ground	Digital ground
20	PA	DO	External PA enable Output
21	LNA	DO	External LNA enable Output
22	DVdd	Power	Digital 1.2V supply, normally connected to VREGOUT (pin 29)
23	DVDDIO	Power	Digital 1.5V–3.6V supply for the IO blocks, normally connected to VREGIN (pin 30)
24	OSC1	AI	Crystal oscillator Pin 1, External Clock Input
25	OSC2	AO	Crystal oscillator Pin 2
26	AVss	Ground	Ground
27	AVdd	Power	1.2V supply, normally connected to VREGOUT (pin 29)
28	RBIAS	AO	External resistor reference pin
29	VREGOUT	Power	1.2V regulated Output
30	VREGIN	Power	1.5V–3.6V regulator Input
31	AVss	Ground	Ground
32	AVdd	Power	1.2V supply, normally connected to VREGOUT (pin 29)

**Legend:** A = Analog, D = Digital, I = Input, O = Output

**Note** 1: In case PCB runs out of space, disconnect these pins.

## 2.4.1 POWER AND GROUND PINS

Table 2-3 lists the recommended bypass capacitors. VDD pins 29 and 30 are power pins, which require different bypass capacitors to ensure sufficient bypass decoupling and stability. Bypass capacitors must have low serial resistance. The 4.7  $\mu$ F capacitors must be made of ceramic or high-performance tantalum.

On PCB layout minimize trace length from the VDD pin to the bypass capacitors and connect capacitors to the pads as short as possible. PCB tracks must be wide enough to minimize voltage drop and serial inductance of the power line.

Analog and digital power lines must follow a star topology, where the common point is the bypass capacitor on pin 30.

## TABLE 2-3: RECOMMENDED BYPASS CAPACITOR VALUES

VDD Pin	Symbol	Bypass Capacitor
1	AVDD	3.3 pF
29	VREGOUT	4.7 μF
30	VREGIN	10 nF + 4.7 μF

## 2.4.2 16 MHz MAIN OSCILLATOR PINS

The 16 MHz oscillator is connected to OSC1 and OSC2 pins as shown in Figure 2-2, which provides the reference frequency for the internal RF, MAC and BB circuitry. Table 2-4 lists the crystal parameters.

To minimize parasitic effects on pins, the crystal must be put as close as possible to MRF24XA. It keeps the tracks short. Crystal must be surrounded with ground pour to minimize cross coupling effects. Crystal load capacitors must be placed close to the crystal.


## TABLE 2-4: 16 MHz CRYSTAL PARAMETERS<sup>(1)</sup>

Parameters	Value
Frequency	16 MHz
Frequency tolerance for 500, 250 and 125 kbps data rates (including manufac- turing aging and temperature)	±60 ppm <sup>(1)</sup>
Frequency tolerance for 2 and 1 Mbps data rates (including manufacturing aging and temperature)	±40 ppm <sup>(2)</sup>
Mode	Fundamental
Load Capacitance	18 pF
ESR	80 Ohm max

Note 1: IEEE 802.15.4 defines ±40 ppm.

2: These values are only used for design guidance .

## FIGURE 2-2: 16 MHz MAIN OSCILLATOR CRYSTAL CIRCUIT



DS70005023C-page 10

**Preliminary** 

## 2.4.3 RESET (RESET) PIN

An <u>external</u> Hardware Reset is performed by asserting the RESET pin 18 low. If the RESET pin is deasserted, MRF24XA starts the internal Calibration process. RDYIF <u>interrup</u>t is set when the device is ready to use. The RESET pin contains an internal weak pull-up resistor.

## 2.4.4 INTERRUPT (INT) PIN

The Interrupt (INT) pin 13 provides an interrupt signal to the host MCU from MRF24XA where the signal is active-low polarity. Interrupt sources must be enabled and unmasked before the INT pin becomes active.

Refer to **Section 3.2 "Interrupts"** for the functional description of interrupts.

## 2.4.5 GENERAL PURPOSE INPUT/ OUTPUT (GPIO) PINS

Three GPIO pins are configured individually for control or monitoring purposes. The TRISGPIOx bits in the GPIO register (0x0D) configures the input or output selection. GPIO data is read or written through the GPIO bits of GPIO register. The GPIO interrupt polarity is selected through GPIOxP bits in the STGPIO (0x0E) register.

GPIO lines in Input mode are used in Schmitt Trigger Input mode. STENGPIOx bits of STGPIO register enables Schmitt Triggers. GPIOs are also used to monitor the internal blocks. The GPIOMODE bits <3:0> of the PINCON (0x0C) register selects these monitoring functions.

## 2.4.6 SERIAL PERIPHERAL INTERFACE (SPI) PORT PINS


MRF24XA communicates with a host MCU through a 4-wire SPI port as a slave device. MRF24XA supports SPI mode 0,0, which requires that SCK idles in a low state. The  $\overline{CS}$  pin must be held low while communicating with MRF24XA. Figure 2-3 illustrates timing for a read and a write operation. MRF24XA receives the data through the SDI pin and clocks in on the rising edge of SCK. MRF24XA sends data through the SDO pin and clocks out on the falling edge of SCK. The SDO lines preserve its HiZ state in Deep Sleep mode.

<sup>© 2015</sup> Microchip Technology Inc.

## 2.5 Application Example

Figure 2-3 illustrates the schematic of a recommended application circuit for MRF24XA.

## FIGURE 2-3: MRF24XA APPLICATION CIRCUIT



DS70005023C-page 12

## 2.6 Memory Organization

Table 2-5 shows that memory is functionally divided into Special Function Registers (SFR) and data buffers.

The SFRs provide control, status and device Configuration addressing for MRF24XA operations. Data buffers serve as temporary buffers for data transmission and reception. Memory is accessed through two addressing methods: Short (1 byte) and Long (2 bytes).

## 2.6.1 ADDRESS OVERVIEW

MRF24XA contains two Addressing modes:

- Short Address Mode: Requires one byte for address, and may be used to access the first 64 on-chip control registers.
- Long Address Mode: Requires two bytes for address, and may be used to access all on-chip registers and data buffers. Figure 2-4 illustrates these modes.




TABLE 2-5: MRF24XA MEMORY MAP

© 2015 Microchip Technology Inc.

## TABLE 2-6: SHORT ADDRESS REGISTER SUMMARY FOR MRF24XA

Architecture	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
SYSTEM	0x00	REGRST	r	r			REGR	ST<5:0>			71
LEVEL	0x01	FSMRST	r	r	r			FSMRST<4:0>			
	0x02	OPSTATUS	r	MACOP<3:0>			RFOP<2:0>				18
	0x03	STATUS	INITDONESF	XTALSF	REGSF	CALST	XTALDIS	DSLEEP	IDLESF	POR	19
	0x04	PIR1	VREGIF	r	RDYIF	IDLEIF	r	CALSOIF	CALHAIF	r	20
-	0x05	PIR2	TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF	21
	0x06	PIR3	RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF	22
	0x07	PIR4	TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPI01IF	GPI00IF	23
	0x08	PIE1	r	r	RDYIE	IDLEIE	r	CALSOIE	CALHAIE	r	24
	0x09	PIE2	TXIE	TXENCIE	TXMAIE	TXACKIE	TXCSMAIE	TXSZIE	TXOVFIE	FRMIE	25
-	0x0A	PIE3	RXIE	RXDECIE	RXTAGIE	r	RXIDENTIE	RXFLTIE	RXOVFIE	STRMIE	26
	0x0B	PIE4	TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPI01IE	GPIO0IE	27
	0x0C	PINCON	r	GIE	r	IRQIF	GPIOMODE<3:0>				28
	0x0D	GPIO	GPIOEN	TRISGPIO2	TRISGPIO1	TRISGPI00	r	GPIO2	GPIO1	GPIO0	29
	0x0E	STGPIO	r	GPIO2P	GPIO1P	GPI00P	r	STENGPIO2	STENGPIO1	STENGPI00	30
	0x0F	PULLGPIO	r	PULLDIRGPIO2	PULLDIRGPIO1	PULLDIRGPIO0	r	PULLENGPIO2	PULLENGPIO1	PULLENGPIO0	31
MAC	0x10	MACCON1	TRXMODE<1:0> ADDRSZ<2			ADDRSZ<2:0>		CRCSZ	FRMFMT	SECFLAGOVR	32
	0x11	MACCON2		CHANNEL<3:0> SECSUITE<3:0>							34
	0x12	TXCON	TXST	TXST DTSM TXENC TXBUFEMPTY CSMAEN					DR<2:0>		
	0x13	RXACKWAIT				RXACKW	/AIT<7:0>				37
	0x14	RETXCOUNT		RETXM	CNT<3:0>			RETXC	CNT<3:0>		37
	0x15	RXCON1	RXEN	NOPA	RXDEC	RXVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r	38
	0x16	RXCON2	RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN	39
	0x17	TXACKTO				TXACK	FO<7:0>				41
	0x18	RXFILTER	PANCRDN	CRCREJ	CMDREJ	DATAREJ	UNIREJ	NOTMEREJ	BCREJ	NSTDREJ	42
	0x19	TMRCON		BOMCNT<2:0>				BASETM<4:0>			44
	0x1A	CSMABE		MAX	3E<3:0>			MINE	3E<3:0>		45
	0x1B	BOUNIT				BOUNI	T<7:0>				46
	0x1C	STRMTOL				STRMT	O<7:0>				46
	0x1D	STRMTOH				STRMT	O<15:8>				46
	0x1E	OFFTM				OFFTN	/<7:0>				47

**Legend:** r = Reserved, read as '0'.

DS70005023C-page 14

Architecture	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page		
	0x1F	ADDR1				ADDF	R<7:0>				48		
	0x20	ADDR2				ADDR	<15:8>				48		
	0x21	ADDR3		ADDR<23:16>									
	0x22	ADDR4		ADDR<31:24>									
	0x23	ADDR5				ADDR	<39:32>				48		
	0x24	ADDR6				ADDR•	<47:40>				48		
	0x25	ADDR7				ADDR•	<55:48>				48		
	0x26	ADDR8				ADDR •	<63:56>				48		
	0x27	SHADDRL				SHADE	)R<7:0>				49		
	0x28	SHADDRH				SHADD	R<15:8>				49		
	0x29	PANIDL				PANIE	)<7:0>				49		
	0x2A	PANIDH				PANID	<15:8>				49		
	0x2B	SECHDRINDX	r			S	ECHDRINDX<6:0	>			50		
	0x2C	SECPAYINDX	r			S	ECPAYINDX<6:0>	•			50		
	0x2D	SECENDINDX	r			S	ECENDINDX<6:0>	>			51		
	0x2E	MACDEBUG	BUF1TXPP	BUF2TXPP	BUF1RXPP	BUF2RXPP	TXRDBUF	RXWRBUF	BUSRDBUF	BUSWRBUF	52		
PHY	Y 0x2F CCACON1			CCABUSY CCAST RSSITHR<5:0>							53		
	0x30	CCACON2		CST	HR<3:0>		CCALE	EN<1:0>	CCAMO	DE<1:0>	53		
	0x31	EDCON	r	r	EDMODE	EDST		EDLE	EN<3:0>		54		
	0x32	EDMEAN				EDMEA	N<7:0>				54		
	0x33	EDPEAK				EDPEA	K<7:0>				55		
	0x34	CFOCON		CFO	TX<3:0>			CFO	RX<3:0>		55		
	0x35	CFOMEAS				CFOME	AS<7:0>				56		
	0x36	RATECON	DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV	57		
	0x37	POWSAVE		DESEN	STHR<3:0>			PSAV1	[HR<3:0>		58		
	0x38	BBCON	RNDMOD	AFCOVR	RXGAI	N<1:0>	PRMBHOLD		PRMBSZ<2:0>		59		
	0x39	IFGAP	r	r	r			IFGAP<4:0>			60		
TX AND EXTDEV	0x3A	TXPOW		CHIPBOOST<2:0> TXPOW<4:0>							60		
	0x3B	TX2IDLE	r	r	r			TX2IDLE<4:0>			61		
	0x3C	TX2TXMA	r	r	r			TX2TXMA<4:0>			61		
	0x3D	EXTPA	r	EXTPA_P	PAEN			PA2TXMA<4:0>			62		
	0x3E	EXTLNA	r	EXTLNA_P	LNAEN			LNADLY<4:0>			62		
	0x3F	BATMON	r	r	BATMONPD			BATMON<4:0>			63		

#### TABLE 2-6. SHORT ADDRESS REGISTER SUMMARY FOR MRE24XA (CONTINUED)

r = Reserved, read as '0'. Legend:

© 2015 Microchip Technology Inc.

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
MAC	0x40	SECKEY1				SECKEY	<7:0>				63	
	0x41	SECKEY2				SECKEY<	:15:8>				63	
	0x42	SECKEY3				SECKEY<	23:16>				63	
	0x43	SECKEY4				SECKEY<	31:24>				63	
	0x44	SECKEY5				SECKEY<	39:32>				63	
	0x45	SECKEY6		SECKEY<47:40> SECKEY<55:48>								
	0x46	SECKEY7										
	0x47	SECKEY8				SECKEY<	63:56>				63	
	0x48	SECKEY9				SECKEY<	71:64>				63	
	0x49	SECKEY10				SECKEY<	79:72>				63	
	0x4A	SECKEY11				SECKEY<	87:80>				63	
	0x4B	SECKEY12				SECKEY<	95:88>				63	
	0x4C	SECKEY13			S	SECKEY<1	03:96>				63	
	0x4D	SECKEY14			Ś	SECKEY11	1:104>				63	
	0x4E	SECKEY15			S	ECKEY<1	19:112>				63	
	0x4F	SECKEY16			S	ECKEY<1	27:120>				63	
	0x50	SECNONCE1			S	SECNONC	E<7:0>				65	
	0x51	SECNONCE2			S	ECNONCE	=<15:8>				65	
	0x52	SECNONCE3			SI	ECNONCE	<23:16>				65	
	0x53	SECNONCE4			SI	ECNONCE	<31:24>				65	
	0x54	SECNONCE5			SI	ECNONCE	<39:32>				65	
	0x55	SECNONCE6			SI	ECNONCE	<47:40>				65	
	0x56	SECNONCE7			SI	ECNONCE	<55:48>				65	
	0x57	SECNONCE8			SI	ECNONCE	<63:56>				65	
	0x58	SECNONCE9			SI	ECNONCE	<71:64>				65	
	0x59	SECNONCE10			SI	ECNONCE	<79:72>				65	
	0x5A	SECNONCE11			SI	ECNONCE	<87:80>				65	
	0x5B	SECNONCE12			SI	ECNONCE	<95:88>				65	
	0x5C	SECNONCE13			SE	CNONCE	<103:96>				65	
	0x5D	SECENCFLAG			SI	ECENCFL	4G<7:0>					
	0x5E	SECAUTHFLAG			SE	CAUTHFL	AG<7:0>					
	0x5F				r							
PHY	0x60	SFD1				SFD1<7	7:0>				66	
	0x61	SFD2				SFD2<7	7:0>				67	
	0x62	SFD3				SFD3<7	7:0>				67	
	0x63	SFD4				SFD4<7	7:0>				<mark>68</mark>	
	0x64	SFD5				SFD5<7	7:0>				68	
	0x65	SFD6				SFD6<7	7:0>				69	
	0x66	SFD7				SFD7<7	7:0>				69	
	0x67				r							
	0x68				r							
	0x69				r							
	0x6A				r							
	0x6B				r							
	0x6C		r									
	0x6D				r							
	0x6E	SFDTO			S	FDTIMEO	JT<7:0>					
I	0x7F				r							

## TABLE 2-7: LONG ADDRESS REGISTER SUMMARY FOR MRF24XA

DS70005023C-page 16

## 2.6.2 ADDRESS

When using a Short Addressing mode, the Address field is 6 bits wide to reduce framing overhead while accessing the mostly active registers (0x00..0x3F). In Long Addressing mode, the Address field is 10 bits wide (0x00..0x3FF) thus all the address is available for SPI operation.

## 2.6.3 AUTOMATIC TX START FEATURE

When a write to TRXBUF is done using Long Addressing mode and the 3rd bit of Byte 2 is set, the TXST bit automatically sets after the  $\overline{CS}$  pin is released, and then MRF24XA sends the packet.

## 2.6.4 AUTOMATIC BUFFER FLUSH FEATURE

When a read from TRXBUF is done using Long Addressing mode and the 3rd bit of Byte 2 is set, the BUFFULL bit automatically becomes cleared after the CS pin is negated.

## 2.6.5 ADDRESS AUTO-INCREMENT FEATURE

After the starting address is loaded, the first byte of data is read from or written to this address. The second byte (assuming the  $\overline{CS}$  pin is not negated between bytes) is read from or written to the starting address plus one, and so on.

If the memory map end is reached, the effective address rolls over to the beginning of the memory map. It is the sole responsibility of the software to handle this situation correctly. Figure 2-4 illustrates the available Address modes.




FIGURE 2-4: SPI FRAMING TYPES

r = Reserved

#### 2.7 **Register Details**

#### **OPSTATUS (OPERATION STATUS)**<sup>(3)</sup> **REGISTER 2-1:** R/HS/HC-0 R/HS/HC-0 R/HS/HC-0 R/HS/HC-0 R-0 R/HS/HC-0 R/HS/HC-0 R/HS/HC-0 RFOP<2:0> MACOP<3:0> r bit 7 bit 0 Legend: R = Readable W = Writable bit U = Unimplemented bit, read as '0' bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Downloaded from: http://www.datasheetcatalog.com/

bit 7 Reserved: Maintain as '0'

#### MACOP<3:0>: MAC Operation Register bits<sup>(1, 2)</sup> bit 6-3

Provides status information on the current MAC state machine state. Encoding on MACOP<3:1>:

HS = Hardware Set

- 111 = Transmitting Acknowledge (TXACK)
- 110 = Receiving a packet (RXBUSY)
- 101 = Receiver listening to the channel waiting for packet (RX)
- 100 = Receiving (or waiting for) Acknowledge (RXACK)

HC = Hardware Clear

- 011 = Transmitting a packet (TX)
- 010 = Performing Clear Channel Assessment (CCA)
- 001 = Back-off before repeated CCA (BO)
- 000 = MAC does not perform any o ation (IDLE)

#### bit 2-0 RFOP<2:0>: Radio Operation Register bits

Provides status information on the current radio state. Encoding on RFOP<2:0>:

- 111 = TX with external PA is turned on (TX+PA)
- 110 = RX with external LNA is turned on (RX+LNA)
- 101 = Synthesizer and external PA or LNA is turned on (SYNTH+PA/LNA)
- 100 = Radio calibrates if the host MCU sets the CALST, otherwise, device malfunction occurs (CAL/MAL)
- 011 = Analog transmit chain is activated (TX)
- 010 = Analog receiver chain is active (RX). Digital may be partially shut off
- 001 = Synthesizer is steady or ramping up or channel change is issued (SYNTH)
- 000 = Only the crystal oscillator is ON (OFF), (except when XTALSF = 1)
- Note 1: GPIO<2:0> is dedicated to output MACOP<3:1> or RFOP<2:0>. Refer to the PINCON register, which specifies the pin Configuration.
  - MACOP<0> is connected to the RXBUFFUL register bit. It cannot be output over GPIO's.
  - 3: The OPSTATUS register is sent on the SDO pin during the first byte of the SPI operation.

Address: 0x02

R/HS	R/HS	R/HS	R/W/HC-0	R/W-0	R/W-0	R/HS	R/W/HC					
INITDONESF	XTALSF	REGSF	CALST	XTALDIS	DSLEEP	IDLESF	POR					
bit 7							bit (					
Legend: R =		W = Writable		-	nented bit, read							
-n = Value at P	OR	'1' = Bit is se		'0' = Bit is clea		x = Bit is unk	nown					
r = Reserved		HC = Hardw	are Clear	HS = Hardwa	re Set							
bit 7	INITDONES	: Device Initia	lization Status	Flag bit								
	Indicates that	t the ready st en RDYIF is se	ate is reached	since the LDC me after VREC								
bit 6		stal Status Fla	ag bit									
	XTALSF = 1,	indicates that	t 16 MHz syste	em clock (from	the crystal os	cillator) is acti	ve. This bit i					
				s set or reset (I								
				llator is either p system clock is		ALDIS = $\perp$ ) or	is ramping u					
bit 5			jisters Status Fl	•								
		-		ster content is	valid. Either it l	holds the defa	ult value afte					
	rese	et and the rete		loes not hold ar								
				08-0x6E are inv								
				not complete the	-	ore operation	yet. This bit i					
bit 4	only cleared on Reset (POR, DEVFRST, and PINRST). CALST: Calibration Start bit											
511 4		ICU sets this bit to start Calibration procedure after a CALSOIF or CALHAIF interrupt occurred. MCU										
	may <i>not</i> clea (CALHAIF =	r it to abort C 0 indicates su	alibration. The ccess, CALHA	device clears IF = 1 indicates y effect on the	CALST when t s failure). Issuir	he Calibration	i is complete					
bit 3		ystal Disable		,								
		MCU sets this bit to send the device into XTAL OFF state (reachable from ready state). XTALSF auto- matically gets cleared. The SPI register access is performed when crystal is not working.										
<b>L:1</b> 0			SPI register ac	cess is perform	ied when cryst	al is not worki	ng.					
bit 2	DSLEEP: De	-	ne device into D	loon Sloon stat	e Following D		o SPI access					
		MCU sets this bit to send the device into Deep Sleep state. Following DSLEEP = 1, the SPI access to the SFR is shut off, and the SPI pins must be quite, unless the host MCU wants to wake-up the										
	device. When DSLEEP is set, the device transitions through register backup (taking cca. 16 is) before											
	LDO is powe											
bit 1		Status Flag b		- 6 41 6 - 11	hite one de co							
		<ul> <li>Indicates Idle state of the device when all of the following bits are deasserted:</li> <li>TXBUFEMPTY = 0 since it is transmitted (TXST)</li> </ul>										
			nished (TXENC	. ,								
		ine finished (F		/								
	••••••		finished (EDST	·)								
	Clear Char	nel Assessme	ent finished (CC	CAST)								
bit 0	POR: Power	on-Reset Flag	g bit									
	The 3.3V PC	OR flag status	s. The device	sets this only e to sense a Bro			-					

R/HS-1	R-0	R/HS-0	R/W/HC-0	R-0	R/W/HS-0	R/W/HS-0	R-0					
VREGIF	r	RDYIF	IDLEIF	r	CALSOIF	CALHAIF	r					
bit 7						· · ·	bit					
Legend: R	= Readable bit	W = Writable		•	emented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unkn	own					
r = Reserved		HC = Hardw	are Clear	HS = Hardw	/are Set							
bit 7		0 0	r On Interrupt I	•								
						set except for PIN ot implemented <sup>(1</sup>						
bit 6	•	/laintain as '0'		the conespon		n implemented.	· ·					
bit 5		dy State Interru	int Elag hit									
		•	state is reache	q.								
		bration ended		u.								
		• when initialization ended (INITDONESF = 1)										
		• when crystal is ramped up (XTALSF = 1)										
	This bit is cle	eared when PI	R1 is read.									
bit 4	IDLEIF: Idle	State Interrupt	Flag bit									
		tion by clearing				This is unchange bits. This bit is o						
bit 3	Reserved: N	<b>/laintain as</b> '0'										
bit 2	CALSOIF: C	alibration Soft	Interrupt Flag	bit								
	CALSOIF = 1	warns of a p	ossible degra	dation in sigr		e radio is still fund consumption, a						
bit 1	CALHAIF: C	alibration Hard	d Interrupt Flag	bit								
						ory, otherwise th bit is cleared v						

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0				
TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF				
bit 7							bit (				
Legend: R =	- Readable bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
r = Reserved		HC = Hardwa	re Clear	HS = Hardwa	re Set						
bit 7	TXIF: Transm	ission Done Inf	errupt Flag bit								
		K packet com			d. This event is when a packet						
bit 6	TXENCIF: Tra	ansmit Encrypti	on Interrupt Fl	ag bit							
					ed, or both wit cleared. Nonpe						
bit 5	TXMAIF: Tran	<b>TXMAIF:</b> Transmitter Medium Access Interrupt Flag bit									
				essed specifica red by SPI read	ally when the fi	rst sample in th	ne preamble i				
bit 4	TXACKIF: Transmission Unacknowledged Failure Interrupt Flag bit										
	mission retrie	s RETXMCNT	<3:0>, provide		r the configured ame Control fic						
bit 3	TXCSMAIF: T	ransmitter CSI	MA Failure Inte	errupt Flag bit							
				channel busy fo tent, cleared by	or BOMCNT<2: / SPI read.	0> number of ti	imes, provide				
bit 2	TXSZIF: Trans	smit Packet Siz	ze Error Interru	ıpt Flag bit							
	maximum size user. Please r	e that the buffer	r can support.	Automatic size	uffer) is found to check is perfor ength after CR0	med after TXS	T is set by the				
bit 1	TXOVFIF: Tra	insmitter Overf	low Interrupt F	Flag bit							
	The Host Con	troller attempte	ed to write a TX	C buffer that wa	s not empty (T	XBUFEMPTY =	= 0).				
	Nonpersistent	, cleared by SF	PI read.								
bit 0	FRMIF: Frame	e Format Error	Interrupt Flag	bit							
	Set if the transmitter/receiver fails to parse the frame in the buffer (it is not as it must be or it is corrupted in demodulation).										

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	
RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF	
bit 7							bit (	
Legend: R =	= Readable bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
r = Reserved		HC = Hardwar	e Clear	HS = Hardwar	re Set			
bit 7	RXIF: Receive	ed Successful I	nterrupt Flag	g bit				
	flag is only set	once for a pack	et and is not	cket filtering and a set when the pac ously received fra	ket is the duplic			
	Nonpersistent	, cleared by SP	I read.					
bit 6	RXDECIF: Receiver Decryption/Authentication Passed Interrupt Flag bit							
	Set by the device when decryption/authentication finished without error.							
	Nonpersistent	, cleared by SP	I read.					
bit 5	<b>RXTAGIF:</b> Receiver Decryption/Authentication Failure Interrupt Flag bit							
	Set by the dev	vice when decry	ption/authe	ntication finished	with error.			
	Nonpersistent	, cleared by SP	I read.					
bit 4	Reserved: Ma	aintain as '0'						
bit 3	RXIDENTIF: F	Received Packe	et Identical I	nterrupt Flag bit				
				duplicate of a replicate of a replicate of a replicate of a replication of a replication of a replication of a				
bit 2	RXFLTIF: Red	ceived Packet F	iltered Inter	rupt Flag bit				
	Set by the dev 23.	vice when a pac	ket is receiv	ed, but rejected b	y one or more F	RX Filters, refe	to Register 2	
	Nonpersistent	, cleared by SP	l read.					
bit 1	RXOVFIF: Re	ceiver Overflow	Error Inter	rupt Flag bit				
		evice to indicate that a packet was received, but all RX buffers were full. Consequently the not received, but was discarded instead <sup>(1)</sup> .						
	Nonpersistent	, cleared by SP	I read.					
bit 0	STRMIF: Rec	eive Stream Tir	ne-Out Erro	r Interrupt Flag bi	it			
				iration specified i the MAC clears			e last received	
	Nonpersistent	eleared by SD	Iroad					

**Note 1:** In Packet mode, use a single buffer for received frames. In RX-Streaming mode, use both buffers for reception.

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-(
TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPI01IF	GPI00IF
bit 7	-	_					bit
Legend: R =	Readable bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	Iown
r = Reserved		HC = Hardwa	re Clear	HS = Hardwar	re Set		
bit 7	TXSFDIF: Tra	insmit SFD Ser	nt Interrupt Flag	g bit			
	Set by the dev	vice when the la	ast sample of t	he SFD field is	sent into the ai	r.	
	Nonpersistent	, cleared by SF	PI read				
bit 6	RXSFDIF: Re	ceive SFD Det	ected Interrupt	Flag bit			
	Set by the dev	vice when the S	SFD field of the	e received fram	e is detected.		
	Nonpersistent	, cleared by SF	PI read.				
bit 5	ERRORIF: Ge	eneral Error Inte	errupt Flag bit				
	Set by the dev	vice, when malf	function state is	s reached.			
bit 4	WARNIF: War	rning Interrupt I	Flag bit				
	Set by the dev	vice when one	of the following	occurred:			
	Battery volta	age drops belo	w the threshold	d by BATMON<	<4:0> at 0x3F		
		at resistor is m			d.		
bit 3		ergy Detect/CO					
					ent is complete ne device is cle		
	Nonpersistent	. Cleared by SI	PI read.				
bit 2	GPIO2IF: GPI	IO2 Interrupt FI	ag bit				
		evice if the GP input and the le			ormal operatio	n, the GPIO is	enabled an
bit 1	GPIO1IF: GPI	IO1 Interrupt FI	ag bit				
		evice if the GP input and the le			ormal operatio	n, the GPIO is	enabled an
bit 0	GPIO0IF: GPI	IO0 Interrupt FI	ag bit				
	•	evice if the GP input and the le	•		ormal operatio	n, the GPIO is	enabled an

**Note 1:** CFOMEAS<7:0> indication becomes valid on SFD found.

<sup>© 2015</sup> Microchip Technology Inc.

REGISTE	R 2-7: PIE1	(PERIPHERA		PT ENABLE	1)	ADD	RESS: <mark>0x0</mark>	
	R-0	R/W-1	R/W-1	R-0	R/W-1	R/W-1	R-0	
	r	RDYIE	IDLEIE	r	CALSOIE	CALHAIE	r	
bit 7		•	•			· ·	bit	
Legend:	Legend: R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own	
r = Reserv	ved							
bit 7-6	Reserved: Ma	aintain as '0'						
bit 5	RDYIE: Read	y Interrupt Ena	ble bit					
	This bit masks	s the RDYIF in	terrupt bit.					
bit 4	IDLEIE: Idle I	nterrupt Enable	e bit					
	This bit masks	s the IDLEIF in	terrupt bit.					
bit 3	Reserved: Ma	aintain as '0'						
bit 2	CALSOIE: Ca	alibration Soft I	nterrupt Enabl	e bit				
	This bit masks	s the CALSOIF	interrupt bit.					
bit 1	CALHAIE: Ca	alibration Hard	Interrupt Enat	ole bit				
	This bit masks	s the CALHAIF	interrupt bit.					
bit 0	Reserved: Ma		·					

REGISTER	2-8: PIE2	(PERIPHERA	L INTERRU	PT ENABLE 2	2)	ADD	RESS: 0x0	
R/W-1	R/W-1	R/W-0	RW-1	R/W-1	R/W-1	R/W-1	R/W-1	
TXIE	TXENCIE	TXMAIE	TXACKIE	TXCSMAIE	TXSZIE	TXOVFIE	FRMIE	
bit 7							bit	
lagand: D	= Readable bit	M = Mritabla	hit	U = Unimplem	optod bit road	1 00 '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	0.4/0	
	_	I = DILIS SEL			areu	X = DILIS UNKN	OWIT	
r = Reserved								
bit 7	TXIE: Transm	nit Interrupt Ena	ıble bit					
		s the TXIF inter						
oit 6	TXENCIE: Tra	<b>TXENCIE:</b> Transmit Encryption and Authentication Interrupt Enable bit						
	This bit mask	s the TXENCIF	interrupt bit.					
bit 5	TXMAIE: Trai	nsmitter Mediu	m Access Inte	rrupt Enable bit				
	This bit mask	s the TXMAIF i	nterrupt bit.					
bit 4	TXACKIE: Tra	ansmission Un	acknowledged	Failure Interrup	ot Enable bit			
	This bit mask	s the TXACKIF	interrupt bit.					
bit 3	TXCSMAIE:	Fransmitter CS	MA Failure Int	errupt Enable bi	it			
	This bit masks	s the TXCSMA	IF interrupt bit					
bit 2	TXSZIE: Tran	smit Packet Si	ze Error Interro	upt Enable bit				
	This bit masks the TXSZIF interrupt bit.							
oit 1	TXOVFIE: Transmitter Overflow Interrupt Enable bit							
	This bit mask	s the TXOVFIF	interrupt bit.					
bit 0	FRMIE: Fram	e Format Error	Interrupt Enal	ole bit				
	This bit mask	s the FRMIF in	terrupt bit.					

		•					
R/W-1	R/W-1	R/W-1	R-0	R/W-0	R/W-0	R/W-1	R/W-1
RXIE	RXDECIE	RXTAGIE	r	RXIDENTIE	RXFLTIE	RXOVFIE	STRMIE
bit 7	•						bit
Legend: R	= Readable bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value a r = Reserved	t POR	'1' = Bit is set		'0' = Bit is clea	,	x = Bit is unkn	IOWN
bit 7	RXIE: Receiv	ed Successful	Interrupt Enat	ole bit			
	This bit masks	s the RXIF inte	rrupt bit.				
bit 6	RXDECIE: Re	eceiver Decrypt	ion/Authentic	ation Passed Int	errupt Enable b	bit	
	This bit masks	s the RXDECIF	interrupt bit.				
bit 5	RXTAGIE: Re	eceiver Decrypt	ion/Authentica	ation Failure Inte	errupt Enable b	it	
	This bit masks	s the RXTAGIF	interrupt bit.				
bit 4	Reserved: Ma	aintain as '0'					
bit 3	RXIDENTIE:	Received Pack	et Identical In	terrupt Enable b	it		
	This bit masks	s the RXIDENT	IF interrupt bi	t.			
bit 2	RXFLTIE: Re	ceived Packet	Filtered Interro	upt Enable bit			
	This bit masks	s the RXFLTIF	interrupt bit.				
bit 1	RXOVFIE: Re	eceiver Overflov	w Interrupt En	able bit			
	This bit masks	s the RXOVFIF	interrupt bit.				
bit 0	STRMIE: Rec	eive Stream Ti	me-Out Error	Interrupt Enable	bit		
	This hit was also	s the STRMIF i					

REGISTER 2	2-10: PIE4	(PERIPHERA	L INTERRU		4)	ADD	RESS: 0x0
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPI01IE	GPIO0IE
bit 7							bit
Legend: R =	= Readable bit	W = Writable I	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at I		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
r = Reserved							
bit 7	TXSFDIE: Tra	ansmit SFD Ser	nt Interrupt En	able bit			
	This bit masks	s the TXSFDIF	interrupt bit.				
oit 6	RXSFDIE: Receive SFD Detected Interrupt Enable bit						
	This bit masks	s the RXSFDIF	Interrupt Enal	ole.			
bit 5	ERRORIE: G	eneral Error Int	errupt Enable	bit			
	This bit masks	s the ERRORIF	interrupt bit.				
bit 4	WARNIE: Wa	rning Interrupt	Enable bit				
	This bit masks	s the WARNIF i	nterrupt bit.				
bit 3	EDCCAIE: Er	nergy Detect/C	CA Done Inter	rupt Enable bit			
	This bit masks	s the EDCCAIF	interrupt bit.				
bit 2	GPIO2IE: GP	IO2 Interrupt E	nable bit				
	This bit masks	s the GPIO2IF i	interrupt bit.				
bit 1	GPIO1IE: GP	IO1 Interrupt E	nable bit				
	This bit masks	s the GPIO1IF i	interrupt bit.				
oit 0	GPIO0IE: GP	IO0 Interrupt E	nable bit				
	This bit masks	s the GPIO0IF i	interrupt bit.				

<sup>© 2015</sup> Microchip Technology Inc.

R-0	R/W-1	PINCON (P R-0	R-1	, D	/W-0000
-	GIE	-	IRQIF		MODE<3:0>
r bit 7	GIE	r	IRQIF	GFIO	bit
					Dit
l ocond:	R = Reada	ble bit W =	Writable hit	U = Unimplemented bit, read	as '0'
-		1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown
r = Reser		Dit lo oct			
110001	100				
bit 7	Reserved	: Maintain as	·'O'		
bit 6	GIE: Gene	eral Interrupt	Enable bit		
	This bit en	ables to outp	out IRQIF on I	$\overline{NT}$ pin. Note that the polarity of $\overline{II}$	NT pin is active-low.
bit 5	Reserved	: Maintain as	·'O'		
bit 4	IRQIF: Inte	errupt Reque	st Pending bit		
	This bit is	the OR relati	onship of the e	enabled interrupt flags.	
bit 3-0			PIO Mode Field		
			fining the func	tionality of the GPIO pins Encodi	ing:
	11xx <b>= Re</b>				
			used for Rec USRDBUF, R		Pins GPIO<2:0> are used to outp
				nsmit streaming (TXSTREAM). F (BUFEMPTY}	Pins GPIO<2:0> are used to outp
	1001 <b>= Re</b>	eserved			
	1000 <b>= Re</b>	eserved			
	0111 <b>= Re</b>	eserved			
	0110 <b>= Re</b>	eserved			
	OL		le GPIO<1> to		on (TIMESYN). GPIO<0> is used t es. GPIO<2> is used in "NORMAI
		GPIO pins a RFOP<2:0>.	re used for F	Radio monitoring (RFMON). Pir	ns GPIO<2:0> are used to outp
		SPIO pins ar MACOP<3:1>		IAC monitoring (MACMON). Pi	ns GPIO<2:0> are used to outp
		PIO pins are eceiver state-		SM monitoring (RXFSMMON). I	Pins GPIO<2:0> are used to outp
	0	00 <b>= Preamb</b>	le search		
	0	01 = Hi-rate \$	SFD search		
	0	10 = Mid-rate	e SFD search		
	0	11 = Low-rat	e SFD search		
	1	00 = Legacy	Length field p	rocessing	
		01 = Payload		5	
		-		monitoring (AGCMON). Pins G	PIO<2:0> are used to output {AG(
	F	iold, gain<	<1:0>} where A		when a receiver detects a preamb
		DIO nina ara	used as Gene	ral Purpose I/O's by the host MC	

DS70005023C-page 28

REGISTER 2	2-12: GPIU	(GENERAL	PURPOSE I/	O REGISTER	()	ADD	RESS: 0x0
R/W-0	R/W-1	R/W-1	R/W-1	R-0	R/W-0	R/W-0	R/W-0
GPIOEN	TRISGPIO2	TRISGPI01	TRISGPI00	r	GPIO2	GPIO1	GPIO0
bit 7							bit
Legend: R :	= Readable bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at r = Reserved	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	GPIOEN: GPI	IO Enable bit					
	This bit enable	es the GPIO's	control, if GPIC	MODE is conf	igured into Norr	nal mode.	
	The other GP	IOMODE Confi	guration auton	natically contro	ls GPIO pins.		
bit 6	TRISGPIO2: Tri-state Control for GPIO 2 Pin bit						
	If set, the pin is configured into Input mode. Value reads from GPIO2 bit.						
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	GPIO2 bit.	
bit 5	TRISGPIO1:	Tri-state Contro	ol for GPIO 1 P	'in bit			
	If set, the pin i	is configured ir	to Input mode	. Value reads fr	om GPIO1 bit.		
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	GPIO1 bit.	
bit 4	TRISGPIO0:	Tri-state Contro	ol for GPIO 0 P	in bit			
	If set, the pin i	is configured ir	to Input mode	. Value reads fr	om GPIO0 bit.		
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	GPIO0 bit.	
bit 3	Reserved: Ma	aintain as '0'					
bit 2	GPIO2: GPIO	2 Value bit					
	This bit repres	sents the value	on the GPIO 2	2 pin.			
bit 1	GPIO1: GPIO	1 Value bit					
	This bit repres	sents the value	on the GPIO 1	l pin.			
bit 0	GPIOO: GPIO	0 Value bit					

## REGISTER 2-13: STGPIO (SCHMITT TRIGGER GENERAL PURPOSE I/O REGISTER)

						ADD	RESS: 0x0	
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	
r	GPIO2P	GPIO1P	GPIO0P	r	STENGPIO2	STENGPIO1	STENGPIO	
bit 7	•		•				bit	
U		W = Writable		-	nented bit, read			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN	
r = Reserved								
bit 7	Reserved: M	aintain as '0'						
bit 6	GPIO2P: GPI	O 2 Polarity bit	t					
	This bit contro	ols GPIO2IF po	larity when co	nfigured into In	put mode.			
	1 = Rising ed							
	0 = Falling edge							
bit 5		O 1 Polarity bit						
			larity when co	nfigured into In	put mode.			
	1 = Rising edg 0 = Falling ed							
bit 4	•	O 0 Polarity bit	t					
	This bit contro	ols GPIO0IF po	larity when co	nfigured into In	put mode.			
	1 = Rising ed 0 = Falling ed							
bit 3	Reserved: M	0						
bit 2	STENGPIO2:	Schmitt Trigge	er Enable GPI	D 2 bit				
	This bit enabl	es Schmitt-trigg	ger circuit on G	SPIO 2 pad and	d turns off by de	fault.		
	1 = Schmitt tr 0 = Schmitt tr	igger enabled igger disabled						
bit 1		Schmitt Trigge	er Enable GPI	O 1 bit				
					d turns off by de	fault.		
	1 = Schmitt tr		-					
bit 0		Schmitt Trigge	er Enable GPI	O 0 bit				
					d turns off by de	fault.		
		igger enabled		1	.,			

## REGISTER 2-14: PULLGPIO (PULL CONTROL GENERAL PURPOSE I/O REGISTER)

R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-1	R/W-1	R/W-1
r	PULLDIR GPIO2	PULLDIR GPIO1	PULLDIR GPIO0	r	PULLEN GPIO2	PULLEN GPIO1	PULLEN GPIO0
bit 7							bit
						(0)	
•	= Readable bit	W = Writable		-	nented bit, read		
-n = Value at r = Reserved	-	i = bit is set		'0' = Bit is clea	areo	x = Bit is unkr	IOWN
bit 7	Reserved: Ma	aintain as '0'					
bit 6	PULLDIRGPI	02: Pull Direct	ion on GPIO 2	bit			
	These bits co	ntrol the 75 kO	hm weak-pull o	circuit direction	on GPIO 2 pin.		
	1 = Pull-up 0 = Pull-down						
bit 5	PULLDIRGPI	01: Pull Direct	ion on GPIO 1	bit			
	These bits co	ntrol the 75 kO	hm weak-pull o	circuit direction	on GPIO 1 pin.		
	1 = Pull-up 0 = Pull-down						
bit 4	PULLDIRGPI	00: Pull Direct	ion on GPIO 0	bit			
	These bits co	ntrol the 75 kO	hm weak-pull o	circuit direction	on GPIO 0 pin.		
	1 = Pull-up 0 = Pull-down						
bit 3	Reserved: Ma	aintain as '0'					
bit 2	PULLENGPIC	02: Pull enable	on GPIO 2 bit				
		es the weak-pu uit is automatic		IO 2 pin. Note f	hat when pin is	configured to	output,
	1 = Pull enabl 0 = Pull disab						
bit 1	PULLENGPIC	01: Pull enable	on GPIO 1 bit				
		es the weak-pu uit is automatic		IO 1 pin. Note 1	hat when pin is	configured to	output,
	1 = Pull enabl 0 = Pull disab						
bit 0	PULLENGPIC	0: Pull enable	on GPIO 0 bit				
		es the weak-pu uit is automatic		IO 0 pin. Note f	hat when pin is	configured to	output,
	1 = Pull enabl 0 = Pull disab						

### REGISTER 2-15: MACCON1 (MAC CONTROL 1 REGISTER)

### ADDRESS: 0x10

R/W-00	R/W-001	R/W-1	R/W-0	R/W-0
TRXMODE<1:0>	ADDRSZ<2:0>	CRCSZ	FRMFMT	SECFLAGOVR
bit 7		•		bit 0

<b>Legend:</b> R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-6 TRXMODE<1:0>: TX/RX Mode Select Field bits 11 = Reserved 10 = TX-Streaming mode. In this mode, use both buffers for packet transmission. When issuing TRX-MODE = 10, RXEN is cleared. SPI addresses 0x200 to 0x27F access Buffer 1 or Buffer 2 in alternation. Access to 0x37F through 0x383 has non-defined effect. 01 = RX-Streaming mode. In this mode, use both buffers for packet reception. When issuing TRX MODE = 01, TXST and TXENC/RXDEC bits are cleared and RXEN is set. SPI addresses 0x300 to 0x383 access Buffer 1 or Buffer 2 in alternation. In this mode, Proprietary mode packets other than streaming type are automatically discarded. Access to 0x200 through 0x283 has nondefined effect. 00 = Packet mode. In this mode, Buffer 1 is used as a Transmit while Buffer 2 as a Receive packet buffer. SPI addresses from 0x200 to 0x27F access Buffer 1. SPI addresses 0x300 to 0x383 access Buffer 2. TRXMODE = 00 is mandatory when FRMFMT = 0. bit 5-3 ADDRSZ<2:0>: Source/Destination Address Size Field bits<sup>(1, 2)</sup> The size of the Source and Destination addresses for Proprietary packet. Note that this field has no effect on the processing IEEE 802.15.4 frames. 111 = 8 octets 110 = 7 octets 101 = 6 octets 100 = 5 octets 011 = 4 octets 010 = 3 octets001 = 2 octets 000 = 1 octet bit 2 CRCSZ: CRC Size bit This bit indicates the size of the CRC field in each packet 1 = 2 octets 0 = 0 octet FRMFMT: MAC Frame Format bit adopted by the network<sup>(3)</sup> bit 1 This bit determines the frame format used in the network. 1 = Proprietary 0 = IEEE 802.15.4 standard compliant. Note 1: Zero-length address occurs when the corresponding DAddrPrsnt/SAddrPrsnt bits of the packet Frame Control field are set to '0'.

- 2: Use ADDRSZ field while receiving and transmitting, and must not be modified while RXEN or TXST is set.
- Use FRMFMT field while receiving and transmitting, and must not be modified while RXEN or TXST is set. In Debug mode, use this register bit to determine the frame format for both TX/RX frame in the packet buffers.

DS70005023C-page 32

## REGISTER 2-15: MACCON1 (MAC CONTROL 1 REGISTER) (CONTINUED) ADDRESS: 0x10

bit 0 SECFLAGOVR: Security Flag Override bit

The user can override security flags used in the CCM-CTR, CBC-MAC and CCM operation, otherwise the device uses the standard (2003/2006) definition.

- **Note 1:** Zero-length address occurs when the corresponding DAddrPrsnt/SAddrPrsnt bits of the packet Frame Control field are set to '0'.
  - 2: Use ADDRSZ field while receiving and transmitting, and must not be modified while RXEN or TXST is set.
  - 3: Use FRMFMT field while receiving and transmitting, and must not be modified while RXEN or TXST is set. In Debug mode, use this register bit to determine the frame format for both TX/RX frame in the packet buffers.

<sup>© 2015</sup> Microchip Technology Inc.

	R/W-0000	F	RW/HS-0000 SECSUITE<3:0>				
	CHANNEL<3:0>	SF					
bit 7			bit				
Legend:	R = Readable bit W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'				
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
r = Reserv	ed						
bit 7-4	CHANNEL<3:0>: TX/RX operating channel bits						
	These register bits are used as the current operating channel for TX/RX operation <sup>(1)</sup> .						
	0x0 = Channel 11 0x1 = Channel 12						
	•						
	•						
	•						
	0xF = Channel 26						
bit 3-0	SECSUITE<3:0>: Security suite bits <sup>(2)</sup>						
	1111 = AES-CBC-MAC-32 (Authentication with a 32-bit MAC, but no Encryption/Decryption)						
	1110 = AES-CBC-MAC-64 (Authentication with a 64-bit MAC, but no Encryption/Decryption) 1101 = AES-CBC-MAC-128 (Authentication with a 128-bit MAC, but no Encryption/Decryption)						
	1101 = AES-CBC-MAC-128 (Authentication with a 128-bit MAC, but no Encryption/Decryption) 1100 = Reserved						
	1011 = Reserved						
	1010 = Reserved						
	1001 = AES-CTR (Encryption/Decryption, but no Authentication)						
	1000 = AES-ECB (Encryption only) 0111 = AES-ENC-MIC-128 (Authentication with a 128-bit MAC and Encryption/Decryption)						
	0111 – AES-ENC-MIC-128 (Authentication with a 64-bit MAC and Encryption/Decryption) 0110 = AES-ENC-MIC-64 (Authentication with a 64-bit MAC and Encryption/Decryption)						
	0101 = AES-ENC-MIC-32 (Authentication with a 32-bit MAC and Encryption/Decryption)						
	0100 = AES-ENC (Encryption/Decryption, but no Authentication)						
	0011 = AES-MIC-128 (Authentication with a 128-bit MAC, but no Encryption/Decryption)						
	0010 = AES-MIC-64 (Authentication with a 64-bit MAC, but no Encryption/Decryption) 0001 = AES-MIC-32 (Authentication with a 32-bit MAC, but no Encryption/Decryption)						
	0000 = No security services enabled, of the SecEn bit (if value is '0'	or security is handled by uppe					

- Note 1: Use this field while receiving and transmitting, and must not be modified while RXEN or TXST is set.
  - 2: In 15.4-2006 Standard mode MAC layer security processing, the Register field is automatically set based on the SecLvl bits of the AuxSecHdr Control field.

<b>REGISTER 2-1</b>	7: TXCON	I (TRANSMIT	CONTROL RE	GISTER)	ADDRESS: 0x12
R/W/HC-0	R/W-0	R/W/HC-0	R/HS/HC-1	R/W-1	R/W-011
TXST	DTSM	TXENC	TXBUFEMPTY	CSMAEN	DR<2:0>
bit 7		•	·	•	bit 0
Legend: R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is clea	red x = Bit is unknown
r = Reserved		HC = Hardwa	re Clear	HS = Hardwar	e Set
bit 7	TXST: Transr	nit Start bit			

1 = Starts the transmission of the next TX packet<sup>(1, 2)</sup>

0 = Termination of current TX operation, which may result in the transmission of an incomplete packet Hardware Clear:

- Once the packet is successfully transmitted (including all attempted retransmissions, if any), the hardware clears this bit and sets the TXIF and IDLEIF.
- If the packet transmission fails due to a CSMA failure, this bit is cleared, and TXCSMAIF is set.
- If Acknowledge is requested (AckReq bit field in the transmitted frame is set) and not received after the configured number of retransmissions (TXRETMCNT), then TXST bit is cleared, and TXACKIF is set.
- In TX-Streaming mode (TRXMODE), TXST is set even when it is already set, resulting in a
  posted start. When the current TX operation completes, the posted start immediately starts
  afterward. Clearing of the TXST bit clears both the current and the posted (pending) TX starts.
  TXOVFIF is set when TXST = 1, a posted start is present and a Host Controller write to the
  packet buffer occurs. Outside of TX-Streaming mode, writes to TXST when TXST is already set
  is ignored.

Clearing this bit aborts the current operation in these cases:

- When transmitting a packet in Packet mode or in TX-Streaming mode
- When waiting for an ACK packet after a transmission
- During the CSMA CA algorithm
- When transmitting a repeated frame
- This field is read at any time to determine if TX operation is in progress.
- bit 6 DTSM: Do Not Touch Security Materials bit<sup>(2)</sup>

   = Device does not change the security material configured by the host MCU
   = Device tries to configure the security material related registers
   MCU must fill the following registers: SECNONCE, SECHDRINDX, SECPAYINDX and SECEND-INDX.

   bit 5 TXENC: TX Encryption
   Setting this bit starts the TX security processing (authentication or encryption or both) of the packet

Setting this bit starts the TX security processing (authentication or encryption, or both) of the packet in the buffer it was last written. TXENC is cleared and TXENCIF is set when the processing is complete. TXENC must be issued when NWK layer security needs to be processed. 802.15.4-2003/2006 MAC layer security operation is automatically performed when TXST bit is set. Note that this field must not be modified while TXST is set.

- **Note 1:** Transmission may include automatic security processing, CRC appending, CSMA-CA channel access, Acknowledge reception and retransmissions depending on the register Configuration and the Frame Control field of the frame to be transmitted.
  - 2: DTSM has no relevance in reception as the host can always reconfigure the security material before setting RXDEC.

© 2015 Microchip Technology Inc.

## REGISTER 2-17: TXCON (TRANSMIT CONTROL REGISTER) (CONTINUED)

ADDRESS: 0x12

### bit 4 **TXBUFEMPTY:** TX Buffer Empty bit

TXBUFEMPTY = 1 indicates that the Host MCU can safely start writing a new frame to the buffer without overwriting any content that is in use. Writing a single byte to the buffer clears this bit. TXBUFEMPTY = 0 does not prevent the host from writing further bytes to the buffer. TXBUFEMPTY is set by the device when transmission is complete.

1 = MCU can safely start writing a new frame to the buffer

0 = Buffer is full, or being written to

### When TRXMODE = 00:

Packet mode is configured then TXBUFEMPTY is set at the same time as TXST is cleared and an interrupt is generated. Therefore, this bit provides no extra information.

### When TRXMODE = 10:

TX-Streaming mode is configured then TXBUFEMPTY is set at the same time as one of the buffers becomes free, while TXST may be set. Therefore, the host MCU uses TXBUFEMPTY to ensure that the next frame starts loading to the buffers, without overwriting a packet being sent (TXOVFIF).

### bit 3 CSMAEN: CSMA-CA Enable bit

This bit enables CSMA-CA algorithm before transmission.

1 = CSMA-CA enabled 0 = CSMA-CA disabled

### bit 2-0 DR<2:0>: Transmit Data Rate Field bits

111 = Reserved 110 = 2 Mbps 101 = 1 Mbps 100 = 500 kbps 011 = 250 kbps 010 = 125 kbps 001 = Reserved 000 = Reserved When transmittin AckDataRate fiel

When transmitting an Auto-ACK frame with Adaptive Data Rate in response to a received frame, the AckDataRate field in the received frame automatically determines the data rate of the PHY, and not by this Register field. In all other cases, use this Register field as the current PHY data rate when transmitting.

The PHY automatically determines the data rate for all received frames regardless of this Register field and the Adaptive Data Rate Configuration. For more information, refer to Register 2-43.

- **Note 1:** Transmission may include automatic security processing, CRC appending, CSMA-CA channel access, Acknowledge reception and retransmissions depending on the register Configuration and the Frame Control field of the frame to be transmitted.
  - **2:** DTSM has no relevance in reception as the host can always reconfigure the security material before setting RXDEC.

REGISTE	R 2-18: RXAC	KWAIT (RX AC	KNOWL	EDGE WAIT REG	GISTER)	ADDR	ESS: <mark>0x13</mark>
R/W-0	R/W-1	R/W/HC-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXACK	(WAIT<7:0>			
bit 7							bit 0
r							
Legend:	R = Readable bit	W = Writable bit		U = Unimplemer	ited bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknow	vn
r = Reserv	ved	HC = Hardware	Clear				

## bit 7-0 RXACKWAIT<7:0>: Auto Acknowledge Wait Field bits

This field indicates the number of Base time units that the device must Wait after receiving a packet with AckReq = 1, before transmitting the corresponding ACK packet. This field is only used when AUTO-ACKEN = 1. For more information on Base time units, see **Section 4.1 "MAC Architecture"**.

REGISTER 2-19: RETXCOUNT (RETRANSMISSION COUNT REGISTER) ADDR	RESS: 0x14
---	------------

RW-0011	R-0000
RETXMCNT<3:0>	RETXCCNT<3:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

## bit 7-4 **RETXMCNT<3:0>:** Retransmission Max Count Field bits<sup>(1, 2)</sup>

The maximum number of retries allowed after a transmission failure.

	1111 = <b>15</b> retries
	•
	•
	•
	0001 = 1 retry
	0000 = Transmitter does not Wait for ACK
bit 3-0	RETXCCNT<3:0>: Retransmission Current Count Field bits
	This read-only field indicates the current retransmit attempt number. When RETXCCNT<3:0> = RETX-MCNT<3:0> and the TX attempt fails, the transmission is aborted, generating TXACKIF interrupt.

Note 1: Use this field during transmission, and must be unmodified while TXST is set.

<sup>© 2015</sup> Microchip Technology Inc.

## REGISTER 2-20: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER)

#### ADDRESS: 0x15 R/W/HC/HS-0 R/W-0 R/W/HC-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 RXEN NOPA RXDEC **RSVLQIEN RSVRSSIEN RSVCHDREN RSVCFOEN** r bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown HC = Hardware Clear HS = Hardware Set r = Reserved bit 7 RXEN: Receive Enable Field bit This bit enables/disables the packet reception. If an RX packet is currently being received, clearing this bit causes that packet to be discarded. 1 = RX enabled 0 = RX disabled Hardware clear/set when: · Cleared when TRXMODE is set to TX-Streaming mode · Set when TRXMODE is set to RX-Streaming mode Clearing this bit aborts the current operation in the following cases: Receiving a packet in Packet mode or in RX-Streaming mode Changes to most RX related settings must be only done when this bit is cleared. Note that the clear channel assessment (CSMAEN) and ACK-frame reception does not require RXEN = 1, as the device turns the radio into RX when needed, irrespective of the status of the RXEN bit. bit 6 NOPA: No Parsing bit This bit disables packet parsing. Only CRC is checked, if it is enabled. This feature is useful in Sniffer mode. 1 = Disable packet parsing 0 = Enable packet parsing bit 5 **RXDEC:** RX Decryption bit Setting this bit starts the RX security processing (authentication or decryption, or both) on the last received packet. 1 = RX security processing started/in process. RXDECIF or RXTAGIF is set. 0 = RX security processing inactive or complete This bit clears itself after RX decryption is completed. bit 4 RSVLQIEN: Receive Status Vector LQI Enable bit If bit is set, the measured Link Quality is appended after the received frame in the packet buffer. 1 = Append LQI field 0 = Do not append LQI field bit 3 RSVRSSIEN: Receive Status Vector RSSI Enable bit If bit is set, the measured RSSI is appended after the received frame in the packet buffer. 1 = Append RSSI field 0 = Do not append RSSI field bit 2 RSVCHDREN: Receive Status Vector Channel/MAC Type/Data Rate Enable bit If bit is set, Channel, MAC type and Data Rate Configurations used with the received frame are appended after the received frame in the packet buffer, using the encoding specified for CH<3:0>, FRMFMT and DR<2:0> (concatenated in this order when most significant bit (MSb) is first). 1 = Append Channel, MAC type and Data Rate fields

0 = Do not append Channel, MAC type and Data Rate fields

## REGISTER 2-20: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER) (CONTINUED)

### ADDRESS: 0x15

bit 1	RSVCFOEN: Receive Status Vector CFO Enable bit
	If bit is set, the estimated Carrier Frequency Offset of the received frame is appended after the received frame in the packet buffer, using the same encoding as CFOMEAS register.
	<ul> <li>1 = Append CFO estimation</li> <li>0 = Do not append estimated CFO</li> </ul>
bit 0	Reserved: Maintain as '0'

## REGISTER 2-21: RXCON2 (MAC RECEIVE CONTROL 2 REGISTER)

### ADDRESS: 0x16

R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
bit 7							bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	s '0'
-n = Value at POR '	1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

### bit 7 RXBUFFUL: RX Buffer Full bit

Host MCU clears this bit to indicate that the RX packet is processed. If this bit is uncleared before the next valid RX packet is detected (packet is not a duplicate, pass RX filter, and so on), then the device sets RXOVFIF and the buffer content is unmodified, where RXBUFFUL = 1 locks write access by a new frame. Moreover, the host can both read and write to the buffer or perform security processing.

In TRXMODE = 00 (PACKET) mode:

- 1 = Receive buffer content is yet to be read by the host or processed, and cannot be overwritten by a new frame
- 0 = Receive buffer is free for receiving a new frame
- In TRXMODE = 01 (RX-STREAMING) mode:
- 1 = Current buffer being read from the bus contains a valid RX Packet
- 0 = Current buffer being read from the bus is empty

## bit 6 IDENTREJ: Reject Identical Packet bit

Setting this bit enables the user to reject an incoming packet, in case its source address and sequence number is the same as the previously received packet.

This bit is used whenever a packet is received and ACK is transmitted, but the ACK is never received that the sender resends the TX packet. When this happens, triggers for RXIF is avoided for the second time for the same packet, thus, the second packet is ignored.

This bit is also used when a packet is repeated and the next repeater repeats the same packet back. This packet is received, but ignored.

- 1 = Any packet received with the same source address and sequence number as the last packet successfully received is discarded and RXIDNTIF is thrown
- 0 = Duplicated packets are processed further same as non-duplicated packets
- **Note 1:** Use ADPTCHEN field while receiving and transmitting a packet, and must be unmodified while RXEN or TXST is set.
  - 2: Use ADPTDREN field while receiving and transmitting a packet, and must be unmodified while RXEN or TXST is set.

© 2015 Microchip Technology Inc.

## REGISTER 2-21: RXCON2 (MAC RECEIVE CONTROL 2 REGISTER) (CONTINUED)

## ADDRESS: 0x16

- ACKRXFP: ACK RX Frame Pending bit bit 5 This read-only Status bit reflects the value of the FrameCtrl (FramePend) bit in the last received 802.15.4 compatible ACK frame. bit 4 ACKTXFP: ACK TX Frame Pending bit The value of this bit is transmitted in the FrameCtrl (FramePend) bit slot when the MAC sends out an ACK packet in 802.15.4 Compatibility mode. bit 3 AUTORPTEN: Auto-Repeat Enable bit If this bit is set, the MAC automatically transmits a packet whenever a packet is received, and its Repeat bit is set. 1 = Auto-Repeat feature is enabled 0 = Auto-Repeat feature is disabled bit 2 AUTOACKEN: Auto-Acknowledge Enable bit If this bit is set, then the device automatically transmits an ACK packet whenever a packet is received, and its AckReg bit is set. 1 = Automatic Acknowledge processing enabled 0 = Automatic Acknowledge processing disabled bit 1 **ADPTCHEN:** Adaptive Channel Enable bit<sup>(1)</sup> Setting this bit enables the MAC in Proprietary mode to set the transmitting channel for the ACK packet based on the AckInfo field (Proprietary packet) of the received packet, rather than the CH<3:0> register bits. 1 = Adaptive Channel feature is enabled 0 = Adaptive Channel feature is disabled This feature is also known as Channel Agility. For more information, see Section 7.1 "Channel Agility". bit 0 ADPTDREN: Adaptive Data Rate Enable bit<sup>(2)</sup> Setting this bit enables the MAC in Proprietary mode to set the transmission data rate for the ACK packet based on the AckInfo field (Proprietary packet) of the received packet, rather than the DR<2:0> register bits. 1 = Adaptive Data Rate feature is enabled 0 = Adaptive Data Rate feature is disabled This feature is also known as Channel Agility. For more information, see Section 7.1 "Channel Agility". Note 1: Use ADPTCHEN field while receiving and transmitting a packet, and must be unmodified while RXEN or TXST is set.
  - 2: Use ADPTDREN field while receiving and transmitting a packet, and must be unmodified while RXEN or TXST is set.

REGISTER 2-22	ТХАС	КТО (ТХ АСКИС	OWLEDG	E TIME-OUT RE	GISTER)	ADDRESS: 0x17
			R/W-1	000000		
			TXACK	TO<7:0>		
bit 7						bit 0
Legend: R = Re	adable bit	W = Writable bit		U = Unimplemente	ed bit, read	as '0'
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown
r = Reserved						
The 0x0	maximun 0 = Wait RETX Archi	1 Base time unit be	units that efore retra . For mor	the device must Wa ansmitting, implying e information on Ba	that the de	ving an ACK packet. evice continually retransmits nits, see <b>Section 4.1 "MAC</b>

• 0x7F = Wait 127 Base time units before retransmitting

Note 1: Use TXACKTO field during transmission, and it must be unmodified while TXST is set.

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER		•	LTER REGIS	,			DRESS: 0x1
R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PANCRD	N CRCREJ	CMDREJ	DATAREJ	UNIREJ	NOTMEREJ	BCREJ	NSTDREJ
bit 7							bit
	D - Daadabla kit	\\/ - \\/:itabla	h:+		onted bit read of	· (0)	
-n = Value a	R = Readable bit	'1' = Bit is se		0 = Unimpien	ented bit, read as	x = Bit is unl	(2011)
r = Reserve		1 - DIL 15 50	L		areu		NIOWII
1 - 11636176	,u						
bit 7	PANCRDN:	PAN Coordin	ator bit				
	Setting this	bit enables the	e node to acce	ot DAMode = 0	0 <b>type packets if i</b>	t is a CMD or	r DATA frame.
	1 = Disable 0 = Reject a		MD packets w	hen DAMode =	00		
bit 6	CRCREJ: C	RC Error Reje	ect Enable bit <sup>(1</sup>	)			
	present (CR CRC, provid	CSZ = 1). Cle	aring this bit e	nables the user	at contains an inva to accept all pack any further filtering	kets that conf	tains an invali
			ing an invalid ( ⁄ing an invalid	CRC CRC without fu	rther filtering		
bit 5	CMDREJ: (	Command Frai	me Reject Ena	ble bit			
	Setting this	bit enables the	e user to reject	all packets with	n FrameCtrl (Type	e) equal to Co	ommand.
	•	II Command p Command Fra	ackets ame Rejection				
bit 4	DATAREJ:	Data Frame R	eject Enable b	it			
	Setting this	bit enables the	e user to reject	all packets with	n FrameCtrl (Type	e) equal to Da	ita.
		III Data packet Data Frame F					
bit 3	UNIREJ: Ur	nicast Reject E	Enable bit <sup>(2)</sup>				
	Setting this	bit enables the	e user to reject	all unicast pac	kets as in:		
					)<15:0> or 0xFFF 15:0> register, wh		
	Proprietary ister, provide	<b>Mode:</b> Destired that DAddr	nation Address Prsnt Frame C	matches the a ontrol field is se	ddress in ADDR< et <sup>(1)</sup> .	ADDRSZ<2:	0>*8-1:0> reg
		III Unicast pac Unicast Rejec	kets addressed tion	I to this node			
	n Proprietary mo his node. NOTM				ed to reject unica	st frames not	t addressed to
2:		affect the frai	nes using impl		addressing in 802	2.15.4 mode a	and inferred
3.		s not affect the	frames using	implied destina	tion addressing ir	1 802 15 4 m	ode and

- **3:** NOTMEREJ does not affect the frames using implied destination addressing in 802.15.4 mode and inferred destination addressing in Proprietary mode.
- **4:** NSTDREJ does not affect the Proprietary frames in Proprietary mode.

## REGISTER 2-23: RXFILTER (RX FILTER REGISTER) (CONTINUED)

## ADDRESS: 0x18

bit 2 NOTMEREJ: Not Me Unicast Reject Enable bit<sup>(3)</sup>

Setting this bit enables the user to reject all unicast packets as in:

**802.15.4 Mode:** Destination PAN Identifier does not match PANID<15:0> and is not 0xFFFF (broadcast) or Destination Address does not match the address in the ADDR<63:0> register or the SHADDR<15:0> register, which the DAMode selects.

**Proprietary Mode:** Destination Address matches the address in ADDR<ADDRSZ<2:0>\*8-1:0> register, provided that DAddrPrsnt Frame Control field is set<sup>(1)</sup>.

1 = Reject all Unicast packets NOT addressed to this node

0 = Disable Not Me Unicast Rejection Filtering

## bit 1 BCREJ: Broadcast Rejection bit

**802.15.4 Mode:** Setting this bit enables the user to reject all Broadcast packets of type Data or Command. A Data or Command packet is broadcast when Short Destination Addressing is used (DAMode = 10) and Short Address is equal 0xFFF.

**Proprietary Mode:** Setting this bit enables the user to reject all Broadcast packets of type Data or Command (or Streaming). A packet is broadcast when FrameCtrl[Broadcast] is set.

1 = Reject Broadcast Packets

0 = Disable Broadcast Rejection

bit 0 NSTDREJ: Non-Standard Frame Reject bit<sup>(4)</sup>

This bit enables the user to reject all 802.15.4 frames having 01 for the DAMode or SAMode fields or having the MSb (bit 2) in the Type field set (1) or having the MSb (bit 1) in the Frame Version field set to<sup>(1)</sup>.

- 1 = Reject all Non-Standard 802.15.4 packets
- 0 = Disable Non-Standard Rejection
- **Note 1:** In Proprietary mode (FRMFMT = 1), when CRCREJ = 1 is used to reject unicast frames not addressed to this node. NOTMEREJ = 1 does not reject these frames.
  - **2:** UNIREJ does not affect the frames using implied destination addressing in 802.15.4 mode and inferred destination addressing in Proprietary mode.
  - **3:** NOTMEREJ does not affect the frames using implied destination addressing in 802.15.4 mode and inferred destination addressing in Proprietary mode.
  - 4: NSTDREJ does not affect the Proprietary frames in Proprietary mode.

REGISTER 2-24: TMRCON (TIMER CON	ITROL REGISTER) ADDRESS: 0x19
R/W-100	R/W-00010
BOMCNT<2:0>	BASETM<4:0>
bit 7	bit 0
<b>Legend:</b> R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved	
bit 7-5 <b>BOMCNT&lt;2:0&gt;:</b> CSMA-CA Back-	-off Maximum Count bits

The maximum number of back-off attempts the CSMA-CA algorithm attempts before declaring a channel access failure.

111 = Reserved 110 = Reserved 101 = 5 attempts 100 = 4 attempts 011 = 3 attempts 010 = 2 attempts 001 = 1 attempts

## bit 4-0 BASETM<4:0>: Base Time Field bits

The number of 1  $\mu$ s clock cycles that a Base time unit represents in all register settings. For more information on Base time units, see **Section 4.1 "MAC Architecture"**.

## REGISTER 2-25: CSMABE (CSMA-CA BACK-OFF EXPONENT CONTROL REGISTER)

			ADDRESS: 0x1A
	R/W-0101		R/W-0011
	MAXBE<3:0>	Ν	/INBE<3:0>
bit 7			bit 0
Leaend:	R = Readable bit W = Writable bit	U = Unimplemented bit	. read as '0'
-n = Value		'0' = Bit is cleared	x = Bit is unknown
r = Reserve	ed		
bit 7-4	MAXBE<3:0>: CSMA-CA Back-off Ma	aximum Count Field bits	
	The maximum value of the Back-off ( (2 <sup>BE</sup> -1) units.	exponent (BE), in the CSMA-	CA algorithm. The back-off time is
	1111 = Reserved		
	•		
	•		
	•		
	1001 = Reserved 1000 2 <sup>8</sup> -1 = 255 maximum units of ba	ack-off time	
	•		
	•		
	• 0000 $2^{0}$ -1 = No back-off time		
bit 3-0	MINBE<3:0>: CSMA-CA Back-off Mir	aimum Count hito	
bit 3-0	The minimum value of the back-off e (2 <sup>BE</sup> -1) units.		CA algorithm. The back-off time is
	1111 = Reserved		
	•		
	•		
	•		
	1001 = Reserved 1000 $2^8$ -1 = 255 maximum units of b	ack-off time	
	•		
	•		
	• 0000 2 <sup>0</sup> -1 = No back-off time		

## **REGISTER 2-26: BOUNIT (BACK-OFF TIME UNIT REGISTER)**

ADDRESS: 0x1B

А	R/W-10100000
В	30UNIT<7:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

## REGISTER 2-27: STRMTOH/STRMTOL (STREAM TIME-OUT REGISTER) ADDRESS: 0x1C - 0x1D

	RW-1111111	
	STRMTO<15:8>	
bit 15		bit 8

RW-11	111111
STRMT	0<7:0>
bit 7	bit 0

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

## bit 15-0 STRMTO<15:0>: Stream Time-Out bits

The STRMTO<15:0> bits indicate the maximum number of allowed Base time units between the end of one RX Stream packet and the successful reception of the next. If no RX Stream packet is successfully received within this time, STRMIF is set.

## REGISTER 2-28: OFFTM (OFF-TIMER REGISTER)

	R/W-0000000
	OFFTM<7:0>
bit 7	bit 0

Legend: R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
	-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	r = Reserv	ed			

bit 7-0 **OFFTM<7:0>:** OFF-Timer Field bits This value sets the minimum PLL OFF time in 1 µs resolution. Minimum OFF Time = OFFTM<7:0> \* 32 If this register is set to 0xFF, PLL remains off. ADDRESS: 0x1E

<sup>© 2015</sup> Microchip Technology Inc.

DR (ADDRESS REG		ADDRESS: 0x1F	
	R/W-00000000		
	ADDR<63:56>		
			bit 56
	R/W-0000000		
	ADDR<55:48>		
			bit 48
	R/W-0000000		
			bit 40
			DICH
	R/W-00000000		
	ADDR<39:32>		
			bit 32
	R/W-0000000		
			bit 24
	R/W-00000000		
	ADDR<23:16>		
			bit 16
	R/M-000000		
			bit 8
	R/W-0000000		
	ADDR<7:0>		
			bit (
bit W = Writable bit	U = Unimplemented bit,	, read as '0'	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
	bit W = Writable bit '1' = Bit is set	ADDR<63:56> RW-0000000 ADDR<55:48> RW-0000000 ADDR<47:40> RW-0000000 ADDR<39:32> RW-0000000 ADDR<31:24> RW-0000000 ADDR<23:16> RW-0000000 ADDR<23:16> RW-0000000 ADDR<7:0> bit W = Writable bit U = Unimplemented bit,	ADDR<63:56> RW-0000000 ADDR<55:48> RW-0000000 ADDR<47:40> RW-0000000 ADDR<39:32> RW-0000000 ADDR<39:32> RW-0000000 ADDR<31:24> RW-0000000 ADDR<31:24> RW-0000000 ADDR<23:16> RW-0000000 ADDR<15:8> U = Unimplemented bit, read as '0'

## bit 63-0 ADDR<63:0>: Long Address Field bits

Current device's long address (LSB stored). For Proprietary frames, the number of address bytes is defined in ADDRSZ<2:0>. For addresses less than 8 octets, use the least significant bits of this register.

DS70005023C-page 48

bit 8

bit 0

#### 

SHADDR<15:8>

bit 15

R/W-0000000

	SHADDR<7:0>
bit 7	

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 15-0 SHADDR<15:0>: Short Address Field bits

Current device's short address (LSB stored). Only used in 802.15.4 mode.

## REGISTER 2-31: PANIDH/PANIDL (PAN IDENTIFIER REGISTER) ADDRESS: 0x29 – 0x2A

	R/W-0000000	
	PANID<15:8>	
bit 15		bit 8

R/W-0000000	
PANID<7:0>	
pit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	/ed			

bit 15-0 PANID<15:0>: PAN Identifier Field bits

Current device's PAN Identifier (LSB stored). Only used in 802.15.4 mode.

<sup>© 2015</sup> Microchip Technology Inc.

## REGISTER 2-32: SECHDRINDX (SECURITY HEADER INDEX REGISTER) ADDRESS: 0x2B

R-0	R/W/HS-0000000
r	SECHDRINDX<6:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HS = Hardware Set		

## bit 7 Reserved: Maintain as '0'

## bit 6-0 SECHDRINDX<6:0>: Security Header Index Field bits

This field defines the portion of the header which performs the authentication operations.

For MAC layer security, SECHDRINDX<6:0> is defined as the address offset of the MAC header from the beginning of the frame, as stored in the buffer (0 = Length field, 1 = FrameCtrl field, and so on), and is automatically loaded for both 802.15.4 and Proprietary frames<sup>(1)</sup>.

For Network layer security, SECHDRINDX<6:0> is defined as the address offset of the Network Header from the beginning of the frame and the Host Controller loads it only for 802.15.4 frames. Note that for Proprietary frames, the MAC automatically loads it.

**Note 1:** Setting the DTSM bit disables the automatic computation of this field in TX mode.

## REGISTER 2-33: SECPAYINDX (SECURITY PAYLOAD INDEX REGISTER) ADDRESS: 0x2C

R-0	R/W/HS-0000000
r	SECPAYINDX<6:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HS = Hardware Set		

## bit 7 Reserved: Maintain as '0'

## bit 6-0 SECPAYINDX<6:0>: Security Payload Index Field bits

This field defines the portion of the payload, which the encryption/decryption operations are performed.

For MAC layer security, SECPAYINDX<6:0> is defined as the address offset of the MAC payload from the beginning of the frame, as stored in the buffer (0 = Length field, 1 = FrameCtrl field, and so on), and is automatically loaded for both 802.15.4 and Proprietary frames<sup>(1)</sup>.

For Network layer security, SECPAYINDX<6:0> is defined as the address offset of the payload from the beginning of the frame and the Host Controller loads it only for 802.15.4 frames. Note that for Proprietary frames, the MAC automatically loads it.

**Note 1:** Setting the DTSM bit disables the automatic computation of this field in TX mode.

DS70005023C-page 50

## REGISTER 2-34: SECENDINDX (SECURITY END INDEX REGISTER) ADDRESS: 0x2D

R-00	R/W/HS-0000000
r	SECENDINDX<6:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HS = Hardware Set		

bit 7 Reserved: Maintain as '0'

bit 6-0 SECENDINDX<6:0>: Security End Index Field bits<sup>(1)</sup>

This field defines the end of the payload, which the security operations are performed.

Note 1: Setting the DTSM bit disables the automatic computation of this field in TX mode.

<sup>© 2015</sup> Microchip Technology Inc.

R/W/HC-0	R/W/HC-0	R/W-0	R/W-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0
BUF1TXPP	BUF2TXPP	BUF1RXPP	BUF2RXPP	TXRDBUF	RXWRBUF	BUSRDBUF	BUSWRBUF
bit 7	I	I		I		L	bit (
Legend: R =	= Readable bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
r = Reserved		HC = Hardwa	re Clear	HS = Hardwa	re Set		
bit 7	BUF1TXPP: E	Buffer 1 TX Pro	cess Packet b	it			
					ation and secuinsmitting the pa		hat is normally
bit 6	BUF2TXPP: E	Buffer 2 TX Pro	cess Packet b	it			
					ation and secuinsmitting the pa		hat is normally
bit 5	BUF1RXPP: Buffer 1 RX Process Packet bit						
	•	t performs all o ceiving a packe	•	•	king and securing the packet.	ity) on BUF1 tł	nat is normally
	This bit must l	be asserted wh	ile downloadin	g security mate	erials and so or	during debug	
bit 4	BUF2RXPP:	Buffer 2 RX Pro	ocess Packet b	oit			
	Setting this bit performs all of the processing (CRC checking and security) on BUF2 that is normally done when receiving a packet, but without actually receiving the packet.						
	This bit must be asserted while downloading security materials and so on, during debug.						
bit 3	TXRDBUF: T	X Read Buffer	Flag bit				
	Indicates the	physical buffer	number (0 = B	UF1, 1 = BUF2	2) that the TX h	ardware is rea	ding.
bit 2	RXWRBUF: RX Write Buffer Flag bit						
	Indicates the physical buffer number (0 = BUF1, 1 = BUF2) that the RX hardware is writing to.						
bit 1	BUSRDBUF: Bus Read Buffer Flag bit						
		physical buffer reaming mode	•	UF1, 1 = BUF2	) that the SFR I	ous is reading.	This bit is only
bit 0	BUSWRBUF:	Bus Write Buf	fer Flag bit				
	Indicates the	physical buffer	number ( $0 = I$	BUF1, 1 = BUF	2) that the SFI	R bus is writing	g to. This bit is

#### CCACON1 (CCA CONTROL 1 REGISTER) REGISTER 2-36:

R/HS/HC-0	R/W/HC-0	R/W-001100
CCABUSY	CCAST	RSSITHR<5:0>
bit 7		bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved	HC = Hardware Clear	HS = Hardware Set	

#### bit 7 CCABUSY: Clear Channel Assessment Busy Flag bit

This bit represents the result of the latest CCA measurement.

1 = Medium is busy 0 = Medium is silent

#### CCAST: Clear Channel Assessment Start bit<sup>(1)</sup> bit 6

Setting this register bit triggers MCU to start a new CCA measurement. The hardware clears this bit when the CCA measurement is done (EDCCAIF is set) and CCABUSY is valid.

#### RSSITHR<5:0>: RSSI Threshold bits<sup>(2)</sup> bit 5-0

This threshold is used in CCA operation when Energy detect or Energy and Carrier Sense mode is selected.

Representation: resolution of 2 dB/LSB, RSSITHR = 0x10 represents ca. -75 dBm noise level. Note that this threshold may be different with other matching network or antenna.

### Note 1: RX chain must be turned on (RXEN = 1) to perform this measurement. Packet reception is not disabled during the measurement, main purpose is testing.

In the corresponding CCA modes the radio measures EDMEAN<7:0>. If EDMEAN<7:2> is greater than 2: RSSITHR<5:0>, CCABUSY is set. Example: To set the RSSI threshold where the chip measures 0x30 EDMEAN, RSSITHR<5:0> must be 0x0C.

REGISTER 2-37:	REGISTER 2-37: CCACON2 (CCA CONTROL 2 REGISTER)			
R-0		R/W-01	R/W-01	
CSTHR<3:0>		CCALEN<1:0>	CCAMODE<1:0>	
bit 7			bit 0	

Legend: R = Readable b	it W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

CSTHR<3:0>: Carrier Sense Threshold Field bits. This threshold is used in CCA operation when bit 7-4 Carrier Sense mode is selected. CCALEN<1:0>: Clear Channel Assessment Length bits<sup>(1)</sup> bit 3-2

- Value N indicates duration of 2<sup>N</sup> \* 32 µs.
- bit 1-0 CCAMODE<1:0>: Clear Channel Assessment Mode Field bits<sup>(2)</sup>
  - 11 = CCA Mode 3/a in the IEEE 802.15.4 standard: Energy AND Carrier Sense Threshold
  - 10 = CCA Mode 2 in the IEEE 802.15.4 standard: Carrier Sense Threshold
  - 01 = CCA Mode 1 in the IEEE 802.15.4 standard: Energy Detect Threshold (default)
  - 00 = CCA Mode 3/b in the IEEE 802.15.4 standard: Energy OR Carrier Sense Threshold
- Note 1: The IEEE 802.15.4 standard requires 128 µs, but shorter length is recommended when using higher rates with optimized Preamble mode (RATECON.OPTIMAL = 1).
  - The measured RSSI result is stored in EDMEAN<7:0> register in all modes except Mode 2. 2:

© 2015 Microchip Technology Inc.

ADDRESS: 0x2F

	R-00	R/W-0	R/W/HC-0		R/W-1110
	r	EDMODE	EDST	E	DLEN<3:0>
bit 7					bit
Legend: F	R = Readable bit	W = Writable	bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown
r = Reserve	d	HC = Hardwa	re Clear		
bit 7-6	Reserved: Ma	aintain an 'o'			
bit 5		ergy Detect M	ada Salaat hit		
	0 = Energy De			EDPEAK<7:0> register. 0> sets the ED duration.	
bit 4	EDST: Energy	Detect Measu	irement Start b	bit	
	•	surement is			. The hardware clears this bit whe d values in EDMEAN<7:0> ar
	If the ED meas is unchanged.		orted (RX state	e changes, or the MCU c	ears the EDST bit), then EDCCA
bit 3-0	EDLEN<3:0>:	Energy Detec	t Measuremer	nt Length Field bits <sup>(2)</sup>	
					urements, each having the duratic the peak value of the sequence a

- **Note 1:** The RX chain must be turned on (RXEN = 1) to perform this measurement. Packet reception is disabled during the measurement.
  - 2: When EDLEN<3:0> = M = 0xE, the 128 µs atomic measurements are preformed 120 times, which is equal to the a BaseSuperFrameDuration parameter in the IEEE 802.15.4 standard.

## REGISTER 2-39: EDMEAN (ENERGY DETECT MEAN INDICATION REGISTER) ADDRESS: 0x32

	R/HS/HC-00000000	
	EDMEAN<7:0>	
bit 7		bit 0
Legend: R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'	

Legenu. R - Re			oit, reau as 0
-n = Value at POF	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

bit 7-0 EDMEAN<7:0>: Energy Detect Mean Indication Field bits

Measured mean signal strength during ED/CCA measurement.

DS70005023C-page 54

## REGISTER 2-40: EDPEAK (ENERGY DETECT PEAK INDICATION REGISTER) ADDRESS: 0x33

R/HS/HC-00000000	
EDPEAK<7:0>	
t7 bit (	0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved	HC = Hardware Clear	HS = Hardware Set	

## bit 7-0 EDPEAK<7:0>: Energy Detect Peak Indication Field bits

Measured peak signal strength during ED measurement.

Computation: The gain-compensated RSSI value is averaged over intervals of 128  $\mu$ s. The peak value obtained from a sequence of such measurements is stored in EDPEAK when EDMODE = 1.

REGISTER 2-41:	CFOCON (CFO PRE COM	IPENSATION REGISTER)	ADDRESS: 0x34
	R/W-0000	R/W-0000	
	CFOTX<3:0>	CFORX<3:0>	
bit 7		<b>-</b>	bit 0
Legendy D - Dood	abla bit $M = M$ ritabla bit	LI - Unimplemented bit read as '0'	

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 7-4CFOTX<3:0>: TX Carrier Frequency Offset Field bitsThe host writes this value to compensate for the Carrier Frequency Offset of the node during transmission. Pre-compensation allows using crystals with wider tolerances.Frequency Offset Unit is: 13 ppm/LSB. Two's complement encoding.bit 3-0CFORX<3:0>: RX Carrier Frequency Offset Field bits<br/>The host writes this value to pre-compensate the Carrier Frequency Offset estimation window (±55 ppm).

Frequency Offset Unit is: 13 ppm/LSB. Two's complement encoding.

<sup>© 2015</sup> Microchip Technology Inc.

-n = Value at POR

r = Reserved

## REGISTER 2-42: CFOMEAS (CFO MEASUREMENT INDICATION REGISTER) ADDRESS: 0x35

	R/W-00000000	
	CFOMEAS<7:0>	
bit 7		bit 0
<b>Legend:</b> R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'	

### bit 7-0 CFOMEAS<7:0>: CFO Measurement Field bits

'1' = Bit is set

If AFCOVR bit is cleared, then this register is written and valid when RXSFDIF is set with the value of the Carrier Frequency Offset that was estimated during the acquisition of the packet. The host may use this value together with the LQI as a preamble quality indication (LQI is measured over the CFO compensated payload).

'0' = Bit is cleared

x = Bit is unknown

If AFCOVR bit is set, this receiver compensates the Carrier Frequency Offset. Note that in this case, the CFO estimation algorithm is disabled, thus  $\pm 13$  ppm CFO is tolerated. CFORX has no effect when AFCOVR is set.

Frequency Offset Unit is: ~1.62 ppm/LSB of the 2.4 GHz carrier. Two's complement encoding is used.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV
bit 7		I					bit (
Legend: R	= Readable bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
r = Reserved							
bit 7	<b>DIS2000:</b> Disa	able 2 Mbps Fi	ame Receptio	n bit			
	If this bit is se	t, then reception	n of 2 Mbps fi	ames is disable	ed.		
bit 6	<b>DIS1000:</b> Disa	able 1 Mbps Fi	ame Receptio	n bit			
	If this bit is se	t, then receptio	on of 1 Mbps fi	ames is disable	ed.		
bit 5	DIS500: Disa	ble 500 kbps F	rame Reception	on bit			
	If this bit is se	t, then reception	on of 500 kbps	frames is disab	led.		
bit 4	DIS250: Disa	ble 250 kbps F	rame Reception	on bit			
	If this bit is s disabled.	set, then rece	otion of 250 k	kbps frames wit	th non-standa	rd-compliant SF	D patterns is
bit 3	DISSTD: Disa	able IEEE 802.	15.4 complian	t Frame Recept	ion bit		
	If this bit is s disabled.	et, then recep	tion of 250 kl	ops frames with	IEEE 802.15	.4 compliant SF	D patterns is
bit 2	DIS125: Disa	ble 125 kbps F	rame Reception	on bit			
	If this bit is se	t, then reception	on of 125 kbps	frames is disab	led.		
bit 1	OPTIMAL: O	ptimized Prean	ble Selection	bit			
	When this bit	is set, then opt	imized pream	ble is used inste	ead of legacy.		
	1 = Optimized 0 = Legacy pr						
bit 0	PSAV: Power	-Save Mode S	election bit				
	turned on whe	en a sudden ar	nd significant i		THR<3:0>) is (	he receive signa detected in the s	
	1 = Power-Sa 0 = Hi-Sensiti						

REGISTER 2-44: POWSAVE (POWER-SAVE	E CONFIGURATION REGISTER) ADDRESS 0x37
R/W-1010	R/W-1010
DESENSTHR<3:0>	PSAVTHR<3:0>
bit 7	bit C
Legend: R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved	
bit 7-4 <b>DESENSTHR&lt;3:0&gt;:</b> Desensitization 1	Threshold Field bits

This field defines an absolute level on the RSSI signal to activate receive signal processor if PSAV = 1. Unit is 4 dB/LSB. Unsigned encoding is used.

## bit 3-0 **PSAVTHR<3:0>:** Frame Detection Threshold Register Field bits

This field defines a relative (relative to the last 4 µs RSSI value) threshold level on the RSSI signal to activate receive signal processor, if PSAV = 1.

Unit is 0.5 dB/LSB. Unsigned encoding is used.

R/W-0	R/W-0	R/W-11	R/W-0	R/W-001			
RNDMOD	AFCOVR	RXGAIN<1:0>	PRMBHOLD	PRMBSZ<2:0>			
bit 7				bit			
Legend:	W = Writable bi	t R = Readable bit	U = Unimplemented	bit, read as '0'			
-n = Value at		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved							
bit 7	RNDMOD: Rar	dom modulation bit					
		the transmitter randoml		ls or MSK chips if PRMBHOLD bit i			
bit 6	AFCOVR: AFC	override bit					
	If this bit is set,	the receiver uses CFON	IEAS register as the CFO	in reception.			
bit 5-4	RXGAIN<1:0>: Receiver Gain Register Field bits						
		the AGC operation is inl ween three different gain		the receiver radio gain Configuratio			
	11 = AGC oper 10 = High gain 01 = Middle ga 00 = Low gain	ation is enabled (default in	value)				
			reaming purposes. To rec gain options when the MA	luce the required interframe-gap, th C is in Streaming mode.			
bit 3	PRMBHOLD:	Preamble Hold Enable bi	t				
	Effect: Append	s extra bytes to the trans	mitted preamble in endles	ss repetition until it is cleared.			
	and the registe When this flag i	r OPTIMAL determine the	e appropriate preamble by sion of the current preamble	finishing the preamble. The DR<2:0 /te and applies the modulation forma le byte is completed followed by trans			
		lless preamble repetition p endless preamble repe					
bit 2-0	PRMBSZ<2:0>: Preamble Size Adjustment Field bits						
	Allows adjusting the transmitted preamble length when OPTIMAL = 1. Encoding:						
	500 kbps prear	nble length = (PRMBSZ∙	<2> + 4) units, where unit	= 16 µs (1 octet at 500 kbps)			
	1 Mbps pream	ole length = (PRMBSZ<1	:0> + 8) units, where unit	= 4 µs (1 octet at 2 Mbps)			
	2 Mbps pream	ble length = (PRMBSZ<1	:0> + 8) units, where unit	= 4 µs (1 octet at 2 Mbps)			
	Legacy frames	and 125/250 kbps optim	ized frames are not offer	ted by this Register field			

REGISTER 2-40. II GAF (INTER I RAME CONTIGURATION REGISTER) ADDRESS VA	REGISTER 2-46:	IFGAP (INTER FRAME CONFIGURATION REGISTER)	ADDRESS 0x39
--	----------------	--	--------------

R-000	RW-10111
r	IFGAP<4:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 7-5 Reserved: Maintain as '0'

bit 4-0 **IFGAP<4:0>:** TX Interframe-Gap Field bits

This field allows configuring a TX interframe-gap ranging from 0 to 30  $\mu$ s. This duration is enforced as a minimum separation between the last sample of a transmitted frame and the start of the preamble for a potential subsequent frame transmission. Unit is 2  $\mu$ s/LSB.

## REGISTER 2-47: TXPOW (TRANSMIT POWER CONFIGURATION REGISTER) ADDRESS 0x3A

R/W-000	RW-11111
CHIPBOOST<2:0>	TXPOW<4:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-5	CHIPBOOST<2:0>: TX Chip Boosting Field bits
	This field modifies the spectrum of the OQPSK transmission.

bit 4-0 **TXPOW<4:0>:** TX Power Register Field bits

This field allows configuring a TX power ranging from -19 to 1 dBm. Encoding:

11111 **=** +1 **dBm** 

• • 00001 = -19 dBm 00000 = PA OFF

DS70005023C-page 60

### REGISTER 2-48: TX2IDLE (TRANSMIT POWER-DOWN TO IDLE CONFIGURATION REGISTER) ADDRESS 0x3B

R-0	R/W-00011
r	TX2IDLE<4:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 7-5 Reserved: Maintain as '0'

bit 4-0 **TX2IDLE<4:0>:** Transmit Power-Down to Idle Duration Field bits Defines the duration of the interval while PLL cannot be tuned (turned off or change channel) following that the transmitter and external PA (if PAE = 1) are turned down together. Representation: 1 µs/1 LSB. No offset.

## REGISTER 2-49: TX2TXMA (TRANSMIT POWER-UP TO MEDIUM ACCESS CONFIGURATION REGISTER) ADDRESS 0x3C

R-0	R/W-00011
r	TX2TXMA<4:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 7-5 **Reserved:** Maintain as '0'

bit 4-0 **TX2TXMA<4:0>:** Transmit Power-Up to Medium Access Configuration Field bits

Defines the time interval between turning on the internal transmitter of the device and the start time of medium access (start of the PHY-layer frame).

TX\_TO\_TXMA = The transient time of the transmitter, in the following scenarios:

**PAEN =** 0

PAEN = 1, but the PA is turned on first. PA\_TO\_TXMA = TX\_TO\_TXMA + PA transient time.

PAEN = 1, but the TX and PA transients are NOT sequenced.

TX\_TO\_TXMA = The transient time of the transmitter + PA\_TO\_TXMA:

PAEN = 1, and the transmitter is turned on first (transients are sequenced).

Representation: 1 µs/1 LSB. No offset.

## REGISTER 2-50: EXTPA (EXTERNAL POWER AMPLIFIER CONFIGURATION REGISTER)

			ADDRESS 0x3D		
R-0	R/W-0	R/W-0	R/W-00100		
r	EXTPAP	PAEN	PA2TXMA<4:0>		
bit 7			bit 0		
Legend: R	= Readable bit	W = Writable	bit U = Unimplemented bit, read as '0'		
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		
r = Reserved	Ł				
bit 7	7 <b>Reserved:</b> Maintain as '0'				
bit 6	EXTPAP: External Power Amplifier Polarity bit				
	1 = 3.3V turns	B Power Amplif	ier ON		
	0 = GND turns Power Amplifier ON				
bit 5	PAEN: Extern	al Power Amp	lifier Enable bit		
	This bit enable	es the PA pin to	o output the control signal for external Power Amplifier.		
bit 4-0	PA2TXMA<4:	0>: External P	ower Amplifier Power-Up to Medium Access Configuration Field bits		
	Defines the time interval between turning on the external PA of the device and the start time of medium access (start of the PHY-layer frame).				
	PA TO TXMA = The transient time of the external PA, in the following scenarios:				
	PAEN = 1, and the transmitter is turned on first. TX_TO_TXMA = PA_TO_TXMA + TX transient time.				
	PAEN = 1, but the TX and PA transients are NOT sequenced.				
	PA TO TXMA = The transient time of the PA + TX TO TXMA:				
	PAEN = 1, an	d the external	power amplifier is turned on first (transients are sequenced).		
	Representation: 1 $\mu$ s/1 LSB. No offset				
	•	•			

## REGISTER 2-51: EXTLNA (EXTERNAL LOW-NOISE AMPLIFIER CONFIGURATION REGISTER) ADDRESS 0x3E

R-0	R/W-0	R/W-0	R/W-00100
r	EXTLNAP	LNAEN	LNADLY<4:0>
bit 7			bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'		as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7	Reserved: Maintain as '0'
bit 6	EXTLNAP: External Low Noise Amplifier Polarity bit
	1 = 3.3V turns Low-Noise Amplifier ON 0 = GND turns Low-Noise Amplifier ON
bit 5	LNAEN: External Low-Noise Power Amplifier Enable bit
	This bit enables the LNA pin to output the control signal for external Low-Noise Amplifier.
bit 4-0	LNADLY<4:0>: External Low-Noise Amplifier Power-Up Transient Delay Field bits
	Defines the duration between the LNA is turned on and the reception is valid.
	LNA and internal receiver are turned on together. The longer transient is awaited before input signal is accepted as valid.
	Representation: 1 µs/1 LSB. No offset.

DS70005023C-page 62

## REGISTER 2-52: BATMON (BATTERY MONITOR CONFIGURATION REGISTER) ADDRESS: 0x3F

F	<b></b> -0	R/W-1	RW-11111
	r	BATMONPD	BATMON<4:0>
bit 7			bit 0

Legend: R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved	

bit 5 BATMONPD: Battery Monitor Power-Down bit

If battery monitor is working and battery voltage drops below the threshold by BATMON<4:0>, then WARNIF is set.

1 = Battery monitor is OFF

0 = Battery monitor is working

bit 4-0 BATMON<4:0>: Battery Monitor Threshold Field bits

VTHRESHOLD = 3.6 - 0.071 \* BATMON<4:0> (V)

REGISTER 2-53:	SECKEY (SECURITY KEY REGISTER)	ADDRESS: 0x40 – 0x4F
	R/W-0000000	
	SECKEY<127:120>	
bit 127		bit 120
	R/W-00000000	
	SECKEY<119:112>	
bit 119		bit 112
	R/W-00000000	
	SECKEY<111:104>	
bit 111		bit 104
	R/W-0000000	
	SECKEY<103:96>	
bit 103		bit 96
	R/W-0000000	
	SECKEY<95:88>	
bit 95		bit 88
	R/W-0000000	
	SECKEY<87:80>	
bit 87		bit 80
	R/W-0000000	
	SECKEY<79:72>	
bit 79		bit 72

© 2015 Microchip Technology Inc.

## REGISTER 2-53: SECKEY (SECURITY KEY REGISTER) (CONTINUED) ADDRESS: 0x40 – 0x4F

	R/W-0000000	
	SECKEY<71:64>	
bit 71		bit 64
	R/W-0000000	
	SECKEY<63:56>	
bit 63		bit 56
	R/W-0000000	
	SECKEY<55:48>	
bit 55		bit 48
	R/W-0000000	
	SECKEY<47:40>	
bit 47		bit 40
	R/W-0000000	
	SECKEY<39:32>	
bit 39		bit 32
	R/W-0000000	
	SECKEY<31:24>	
bit 31		bit 24
	R/W-0000000	
	SECKEY<23:16>	
bit 23		bit 16
	R/W-0000000	
	SECKEY<15:8>	
bit 15		bit 8
	R/W-0000000	
	SECKEY<7:0>	
bit 7		bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 127-0 **SECKEY<128:0>:** Security Key Field bits Security key used in security operation.

DS70005023C-page 64

## REGISTER 2-54: SECNONCE (SECURITY NONCE REGISTER)

ADDRESS: 0x50 - 0x5C

RW-000000           SECNONCE<87:80>           bit 87         bit 80           RW-0000000         SECNONCE<79:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:64>           bit 71         bit 64           RW-0000000         SECNONCE<71:64>           bit 63         RW-0000000           SECNONCE<56:56>         bit 65           bit 55         bit 55           bit 55         bit 48           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         SECNONCE<47:40>           bit 30         RW-0000000           SECNONCE<39:32>         bit 32           bit 39         bit 32           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-00000000 </th <th></th> <th></th> <th> ••</th>			 ••
bit 103 bit 96 RVW-0000000 SECNONCE <95:88> bit 95 RVW-0000000 SECNONCE <87:80> bit 87 RVW-0000000 SECNONCE <79:72> bit 79 Bit 79 Bit 79 SECNONCE <79:72> bit 79 Bit 79 Bit 70 Bit 64 RVW-0000000 SECNONCE <71:64> bit 64 RVW-0000000 SECNONCE <63:56> bit 63 SECNONCE <63:56> bit 64 SECNONCE <63:56> bit 65 SECNONCE <63:56> SECNONCE <63:56> bit 65 SECNONCE <63:56> bit 65 SECNONCE <63:56> SECNONCE <63:56> bit 65 SECNONCE <63:56> SECNONCE <63:56> SECNONCE <63:56> SECNONCE <63:56> bit 65 SECNONCE <63:56> SE		R/W/HS/HC-00000000	
RW-0000000           SECNONCE <95:88>           bit 95         bit 80           RW-0000000         SECNONCE<87:80>           bit 87         bit 80           RW-0000000         SECNONCE<79:72>           bit 79         bit 72           RW-0000000         SECNONCE<79:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:64>           bit 71         bit 64           RW-0000000         SECNONCE<63:56>           bit 63         Bit 63           RW-0000000         SECNONCE<63:56>           bit 63         RW-0000000           SECNONCE<55:48>         bit 64           RW-0000000         SECNONCE<47:40>           bit 47         Bit 40           RW-0000000         SECNONCE<47:40>           bit 47         Bit 40           RW-0000000         SECNONCE<47:40>           Bit 43         RW-0000000           SECNONCE<39:32>         bit 32           bit 31         bit 24           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000 </td <td></td> <td>SECNONCE&lt;103:96&gt;</td> <td></td>		SECNONCE<103:96>	
SECNONCE <95:88>           bit 95         bit 88           RW-0000000         SECNONCE<87:80>           bit 87         bit 80           RW-0000000         Bit 80           Bit 87         bit 80           RW-0000000         Bit 80           SECNONCE<79:72>         bit 72           Bit 79         bit 72           RW-0000000         Bit 72           RW-0000000         SECNONCE<71:64>           bit 71         bit 63           SECNONCE<63:56>         Bit 63           RW-0000000         SECNONCE<55:48>           bit 55         Bit 48           RW-0000000         Bit 48           RW-0000000         SECNONCE<47:40>           bit 47         Bit 49           SECNONCE<47:40>         Bit 49           Bit 39         Bit 32           Bit 31         RW-0000000           SECNONCE<31:24>         Bit 24           RW-0000000         Bit 24           Bit 31         Bit 24           RW-0000000         Bit 24           SECNONCE<23:16>         Bit 16	bit 103		bit 96
bit 95 bit 89 conversion of the second of th		R/W-00000000	
RW-000000           SECNONCE<87:80>           bit 87         bit 80           RW-0000000         SECNONCE<79:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:64>           bit 71         bit 64           RW-0000000         SECNONCE<63:56>           bit 63         bit 56           RW-0000000         SECNONCE<63:56>           bit 55         bit 48           RW-0000000         SECNONCE<55:48>           bit 55         bit 48           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         SECNONCE<439:32>           bit 39         bit 32           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000         SECNONCE<31:24>           bit 32		SECNONCE <95:88>	
SECNONCE<87:80>           bit 87         bit 80           RVW-0000000         SECNONCE<79:72>           bit 79         bit 72           RVW-0000000         SECNONCE<71:64>           bit 71         bit 64           RVW-0000000         SECNONCE<76:3:56>           bit 63         bit 56           Bit 63         bit 56           SECNONCE<55:48>         bit 48           RVW-0000000         SECNONCE<55:48>           bit 55         bit 48           RVW-0000000         SECNONCE<55:48>           bit 55         bit 48           RVW-0000000         SECNONCE<55:48>           bit 55         bit 49           RVW-0000000         SECNONCE<59:32>           bit 47         bit 40           RVW-0000000         SECNONCE<39:32>           bit 39         bit 32           RVW-0000000         SECNONCE<31:24>           bit 31         bit 24           RVW-0000000         SECNONCE<32:16>           bit 23         bit 16           RVW-0000000         SECNONCE<15:8>	bit 95		bit 88
bit 87         bit 80           RVW-0000000         SECNONCE<79:72>           bit 79         bit 72           RVW-0000000         SECNONCE<71:64>           bit 71         bit 64           RVW-0000000         SECNONCE<63:56>           bit 63         bit 56           RVW-0000000         bit 56           SECNONCE<56:48>         bit 48           SECNONCE<55:48>         bit 48           RVW-0000000         bit 49           SECNONCE<47:40>         bit 40           SECNONCE<47:40>         bit 40           SECNONCE<39:32>         bit 39           bit 39         bit 32         bit 32           bit 31         mtv-0000000         bit 24           RVW-0000000         SECNONCE<31:24>           bit 31         bit 24         bit 24           RVW-0000000         SECNONCE<31:24>           bit 23         bit 24         bit 24           RVW-0000000         SECNONCE<23:16>		R/W-00000000	
RW-0000000           SECNONCE<79:72>           bit 79         bit 72           RW-0000000         SECNONCE<71:64>           bit 71         bit 64           RW-0000000         SECNONCE<63:56>           bit 63         bit 56           RW-0000000         Bit 55           bit 55         bit 64           RW-0000000         Bit 48           RW-0000000         Bit 48           SECNONCE<55:48>         Bit 48           Dit 55         bit 49           RW-0000000         Bit 49           Bit 47         bit 40           RW-0000000         Bit 40           SECNONCE<39:32>         bit 30           bit 39         bit 32           RW-0000000         Bit 31           Bit 31         bit 24           RW-0000000         Bit 24           RW-0000000         Bit 23           bit 31         bit 16           RW-0000000         Bit 16           SECNONCE<23:16>         bit 16		SECNONCE<87:80>	
SECNONCE<79:72>           bit 79         bit 72           RVW-0000000         SECNONCE<71:64>           bit 71         bit 64           RVW-0000000         SECNONCE<63:56>           bit 63         bit 56           RVW-0000000         Bit 56           SECNONCE<55:48>         bit 64           RVW-0000000         Bit 48           RVW-0000000         Bit 48           RVW-0000000         Bit 48           SECNONCE<55:48>         Bit 48           Bit 55         Bit 48           RVW-0000000         Bit 49           Bit 47         Bit 49           Bit 47         Bit 40           SECNONCE<39:32>         Bit 30           Bit 39         Bit 32           Bit 31         Bit 24           RVW-0000000         Bit 24           RVW-0000000         Bit 24           SECNONCE<31:24>         Bit 24           Bit 23         Bit 16           RVW-0000000         Bit 16           RVW-0000000         Bit 16           SECNONCE<23:16>         Bit 16	bit 87		bit 80
bit 79 bit 72           RVW-0000000           SECNONCE<71:64>           bit 71         bit 64           RVW-0000000         Bit 64           RVW-0000000         Bit 65           bit 63         Bit 65           Bit 63         Bit 65           RVW-0000000         Bit 66           RVW-0000000         Bit 66           RVW-0000000         Bit 65           Bit 65         Bit 65           Bit 55         Bit 48           RVW-0000000         Bit 48           RVW-0000000         Bit 48           RVW-0000000         Bit 48           RVW-0000000         Bit 40           RVW-0000000         Bit 40           RVW-0000000         Bit 30           Bit 39         Bit 32           Bit 31         Bit 24           RVW-0000000         Bit 16           Bit 23         Bit 16           SECNO		R/W-00000000	
RVV-0000000           SECNONCE<71:64>           bit 71         bit 64           RVV-0000000         SECNONCE<63:56>           bit 63         RVV-0000000           SECNONCE<55:48>         bit 55           bit 55         bit 48           RVV-0000000         bit 49           RVV-0000000         bit 40           RVV-0000000         bit 40           RVV-0000000         bit 32           Bit 39         bit 32           RVV-0000000         bit 16		SECNONCE<79:72>	
SECNONCE<71:64>           bit 71         bit 64           RW-0000000         SECNONCE<63:56>           bit 63         bit 56           RW-0000000         bit 56           SECNONCE<55:48>         bit 55           bit 55         bit 48           RW-0000000         bit 49           RW-0000000         bit 49           SECNONCE<47:40>         bit 40           RW-0000000         SECNONCE<39:32>           bit 39         bit 32           RW-0000000         bit 32           RW-0000000         bit 32           SECNONCE<31:24>         bit 32           bit 31         bit 24           RW-0000000         bit 24           RW-0000000         bit 24           RW-0000000         bit 32           SECNONCE<31:24>         bit 31           SECNONCE<23:16>         bit 16           RW-0000000         bit 16           SECNONCE<23:16>         bit 16	bit 79		bit 72
bit 71 bit 64 RW-000000 SECNONCE<63:56> bit 63 bit 56 RW-0000000 SECNONCE<55:48> bit 55 bit 48 RW-0000000 SECNONCE<47:40> bit 47 bit 40 RW-0000000 SECNONCE<39:32> bit 39 bit 32 RW-0000000 SECNONCE<31:24> bit 31 bit 24 RW-0000000 SECNONCE<31:24> bit 31 bit 24 RW-0000000 SECNONCE<23:16> bit 25 bit 36 Bit 30 bit 40 Bit		R/W-00000000	
RW-000000           SECNONCE<63:56>           bit 63         bit 56           RW-0000000         SECNONCE<55:48>           bit 55         bit 40           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         Bit 40           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         Bit 40           RW-0000000         Bit 40           RW-0000000         Bit 40           RW-0000000         Bit 30           Bit 39         Bit 32           RW-0000000         Bit 32           RW-0000000         Bit 24           RW-0000000         Bit 24           Bit 31         Bit 24           Bit 23         Bit 24           RW-0000000         Bit 24           RW-0000000         Bit 24           RW-0000000         Bit 24           SECNONCE<31:16>         Bit 16           RW-0000000         Bit 16           RW-0000000         Bit 16           RW-0000000         Bit 16           RW-00000000         Bit 16           RW-00000000         Bit 16           RW		SECNONCE<71:64>	
SECNONCE<63:56>           bit 63         bit 56           RW-0000000         SECNONCE<55:48>           bit 55         bit 48           RW-0000000         bit 48           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         SECNONCE<47:40>           bit 47         bit 40           RW-0000000         SECNONCE<39:32>           bit 39         bit 32           RW-0000000         SECNONCE<31:24>           bit 31         bit 24           RW-0000000         bit 24           SECNONCE<31:24>         bit 24           Dit 23         bit 24           SECNONCE<23:16>         bit 16           RW-0000000         bit 23           SECNONCE<23:16>         bit 16           SECNONCE<15:8>         bit 16	bit 71		bit 64
bit 63       bit 56         RW-0000000         SECNONCE<55:48>         bit 55       bit 48         RW-0000000       bit 49         SECNONCE<47:40>       bit 40         bit 47       bit 40         RW-0000000       bit 40         RW-0000000       bit 40         SECNONCE<39:32>       bit 32         bit 39       bit 32         RW-0000000       bit 32         RW-0000000       bit 32         Bit 31       bit 24         RW-0000000       bit 24         Bit 31       bit 24         RW-0000000       bit 24         SECNONCE<23:16>       bit 16         RW-00000000       bit 16         SECNONCE<15:8>       bit 16		R/W-00000000	
RW-0000000         SECNONCE<55:48>         bit 55       bit 48         RW-0000000       Dit 40         SECNONCE<47:40>       Dit 40         Dit 47       Dit 40         RW-0000000       Dit 40         RW-0000000       Dit 32         Dit 39       Dit 32         RW-0000000       Dit 32         Bit 31       Dit 24         RW-0000000       Dit 24         RW-0000000       Dit 24         RW-0000000       Dit 24         Bit 31       Dit 24         RW-0000000       Dit 24         RW-0000000       Dit 24         RW-0000000       Dit 24         RW-0000000       Dit 16         SECNONCE<23:16>       Dit 16         RW-00000000       Dit 16         RW-00000000       Dit 16         SECNONCE<15:8>       Dit 16		SECNONCE<63:56>	
SECNONCE<55:48>           bit 55         bit 48           RW-0000000            SECNONCE<47:40>            bit 47         bit 40           RW-00000000            SECNONCE<39:32>            bit 39         bit 32           RW-0000000            SECNONCE<31:24>            bit 31         bit 24           RW-0000000            SECNONCE<23:16>            bit 23             RW-0000000             SECNONCE<23:16>             bit 23              SECNONCE<23:16>             SECNONCE<15:8>	bit 63		bit 56
bit 55       bit 48         RW-0000000       SECNONCE<47:40>         bit 47       bit 40         RW-0000000       Bit 40         RW-0000000       Bit 40         SECNONCE<39:32>       Bit 32         bit 39       bit 32         RW-0000000       Bit 32         RW-0000000       Bit 32         RW-0000000       Bit 32         Bit 31       Bit 24         RW-0000000       Bit 24         Bit 23       Bit 16         RW-0000000       Bit 16         RW-0000000       Bit 16         SECNONCE<31:28>       Bit 16		R/W-00000000	
RW-0000000           SECNONCE<47:40>           bit 47         bit 40           RW-0000000            SECNONCE<39:32>            bit 39         bit 32           RW-0000000            SECNONCE<31:24>            bit 31         bit 24           RW-0000000            SECNONCE<31:24>            bit 31         bit 24           RW-0000000            SECNONCE<23:16>            bit 23         bit 16           RW-00000000            SECNONCE<15:8>		SECNONCE<55:48>	
SECNONCE<47:40>           bit 47         bit 40           RW-0000000         0           SECNONCE<39:32>         bit 32           bit 39         bit 32           RW-0000000         0           SECNONCE<31:24>         bit 31           bit 31         bit 24           RW-0000000         0           SECNONCE<23:16>         bit 16           Dit 23         0           RW-0000000         0           SECNONCE<23:16>         0           bit 23         0           RW-0000000         0           SECNONCE<15:8>         0	bit 55		bit 48
bit 47       bit 40         RW-0000000       SECNONCE<39:32>         bit 39       bit 32         RW-0000000       SECNONCE<31:24>         bit 31       bit 24         RW-0000000       bit 24         Bit 31       bit 24         RW-0000000       bit 24         Bit 23       bit 16         RW-0000000       SECNONCE<23:16>         bit 23       bit 16         RW-00000000       SECNONCE<15:8>		R/W-00000000	
RW-0000000         SECNONCE<39:32>         bit 39       bit 32         RW-0000000       SECNONCE<31:24>         bit 31       bit 24         RW-0000000       SECNONCE<23:16>         bit 23       SECNONCE<23:16>         bit 23       bit 16         RW-0000000       SECNONCE<23:16>         SECNONCE<15:8>       SECNONCE<15:8>		SECNONCE<47:40>	
SECNONCE<39:32>           bit 39         bit 32           RVV-0000000         RVV-0000000           SECNONCE<31:24>         bit 24           bit 31         bit 24           RVV-0000000         Bit 24           SECNONCE<23:16>         bit 16           RVV-0000000         SECNONCE<15:8>	bit 47		bit 40
bit 39       bit 32         RWV-0000000       SECNONCE<31:24>         bit 31       bit 24         RWV-0000000       bit 24         SECNONCE<23:16>       bit 16         bit 23       RWV-0000000         SECNONCE<15:8>       SECNONCE<15:8>		R/W-00000000	
RW-0000000         SECNONCE<31:24>         bit 31       bit 24         RW-0000000         SECNONCE<23:16>         bit 23       bit 16         RW-0000000         SECNONCE<15:8>		SECNONCE<39:32>	
SECNONCE<31:24>           bit 31         bit 24           RWV-00000000         Bit 23           bit 23         bit 16           RWV-00000000         Bit 16           RWV-00000000         SECNONCE<15:8>	bit 39		bit 32
bit 31       bit 24         RWV-00000000       0         SECNONCE<23:16>       0         bit 23       bit 16         RWV-00000000       0         SECNONCE<15:8>       0		R/W-00000000	
RW-0000000         SECNONCE<23:16>         bit 23       bit 16         RW-00000000         SECNONCE<15:8>		SECNONCE<31:24>	
SECNONCE<23:16>           bit 23         bit 16           RWV-00000000         SECNONCE<15:8>	bit 31		bit 24
bit 23 bit 16 RW-0000000 SECNONCE<15:8>		R/W-00000000	
RW-0000000 SECNONCE<15:8>		SECNONCE<23:16>	
SECNONCE<15:8>	bit 23		bit 16
		R/W-00000000	
bit 15 bit 8		SECNONCE<15:8>	
	bit 15		 bit 8

© 2015 Microchip Technology Inc.

## REGISTER 2-54: SECNONCE (SECURITY NONCE REGISTER) (CONTINUED)

ADDRESS: 0x50 - 0x5C

R/V	V-0000	0000

	SECNO	NCE<7:0>		
bit 7				bit 0
Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved	HC = Hardware Clear	HS = Hardware Set		

bit 103-0 SECNONCE<103:0>: Security Nonce Field bits

The register represents security nonce used in security operation.

This field is deterministic in both 802.15.4-2003 and 802.15.4-2006 standards. Device can automatically calculate this field.

## REGISTER 2-55:SFD1 (START FRAME DELIMITER PATTERN 1 CONFIGURATION REGISTER)

	ADDRESS: 0X60
RW-00100001	
SFD1<7:0>	
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-0 SFD1<7:0>: Start Frame Delimiter Pattern 1 Register Field bits

This octet is used as SFD pattern with 2 Mbps rate when OPTIMAL = 0, and as the MSB of the SFD pattern with 2 Mbps rate when OPTIMAL = 1.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 2, 3, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits of SFD2.

### REGISTER 2-56: SFD2 (START FRAME DELIMITER PATTERN 2 CONFIGURATION REGISTER) ADDRESS: 0x61

R/W-11110001	
SFD2<7:0>	
bit 7	bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownr = Reservedr = Reserved'1' = Bit is set'1' = Bit is cleared

## bit 7-0 SFD2<7:0>: Start Frame Delimiter Pattern 2 Register Field bits

This octet is used as SFD pattern with 1 Mbps rate when OPTIMAL = 0, and as the MSB of the SFD pattern with 1 Mbps rate when OPTIMAL = 1.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 1, 3, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits of SFD2.

## REGISTER 2-57: SFD3 (START FRAME DELIMITER PATTERN 3 CONFIGURATION REGISTER) ADDRESS: 0x62

RW-00111011	
SFD3<7:0>	
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 7-0 SFD3<7:0>: Start Frame Delimiter Pattern 3 Register Field bits

This octet is used as SFD pattern with 500 kbps rate.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the correspond digits in SFD<k>, k = 1, 2, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0.

## REGISTER 2-58: SFD4 (START FRAME DELIMITER PATTERN 4 CONFIGURATION REGISTER) ADDRESS: 0x63

	R/W-11100101		
	SFD4<7:0>		
bit 7			bit 0
Legend: R = Readable bit W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved			

## bit 7-0 **SFD4<7:0>:** Start Frame Delimiter Pattern 4 Register Field bits This octet is used as SFD pattern with 250 kbps rate when proprietary MAC is in use. Otherwise, the 0xA7 pattern defined in the standard is used instead.

The hexadecimal digits must be different from 0x0 and from the corresponding digits in SFD<k>, where k = 6 or 1, 2, 3. When OPTIMAL = 0, the value 0xA7 is forbidden.

## REGISTER 2-59: SFD5 (START FRAME DELIMITER PATTERN 5 CONFIGURATION REGISTER) ADDRESS: 0x64

	RW-01001101	
	SFD5<7:0>	
bit 7		bit 0
<b>Legend:</b> $\mathbf{P} = \mathbf{P}_{\text{opt}}$	II = IInimplemented bit read as '0'	

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 7-0 SFD5<7:0>: Start Frame Delimiter Pattern 5 Register Field bits This octet is used as the MSB of the SFD pattern with 125 kbps rate.

## REGISTER 2-60: SFD6 (START FRAME DELIMITER PATTERN 6 CONFIGURATION REGISTER)

	RW-10101000	
	SFD6<7:0>	
bit 7		bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 7-0 SFD6<7:0>: Start Frame Delimiter Pattern 6 Register Field bits

When OPTIMAL = 1:

This octet is used as the LSB of the SFD pattern with 2 Mbps rate. This octet is used as the LSB of the SFD pattern with 125 kbps rate.

When OPTIMAL = 0:

The value 0xA7 is forbidden. The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 4 or 1, 2, 3.

## REGISTER 2-61: SFD7 (START FRAME DELIMITER PATTERN 7 CONFIGURATION REGISTER) ADDRESS: 0x66

			R/W-11001000	
			SFD7<7:0>	
bit 7				bit 0
Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

bit 7-0 SFD7<7:0>: Start Frame Delimiter Pattern 7 Register Field bits When OPTIMAL = 1, this octet is used as the LSB of the SFD pattern with 1 Mbps rate.

r = Reserved

NOTES:

## 3.0 FUNCTIONAL DESCRIPTION

## 3.1 Reset

MRF24XA has three reset types:

- Power-On Reset (POR) MRF24XA has built-in POR circuitry that automatically resets all control registers when power is applied. After POR, MRF24XA starts the internal Calibration process. RDYIF interrupt is set when the device is ready to use.
- RESET Pin Th host MCU can reset MRF24XA by asserting the RESET pin18 low. All control registers are reset to default value. If the RESET pin is deasserted, MRF24XA starts the internal Calibra-

tion process. RDYIF interrupt is set when the device is ready to use.

 Software Reset – The host MCU can perform the Software Reset through the SPI interface. REGRST register (0x00) provides reset signals for the Configuration registers, while FSMRST register (0x01) provides reset functionality for the internal state machines. The reset signals are asynchronous and the level is evaluated immediately without any internal synchronization.

The recommended reset sequences:

- FSMRST = 0x1F
- REGRST = 0x3F
- REGRST = 0x00

REGISTER 3-1:	REGRST	(CONFIGURATION RESET) <sup>(1)</sup>
---------------	--------	--------------------------------------

## ADDRESS: 0x00

R-00	R/W-000000
r	REGRST<5:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

bit 7-6 Reserved: Maintain as '0'

bit 5-0 REGRST<5:0>: Asynchronous Register Reset Field bits 111111 = Reset Configuration registers to default 000000 = Release from reset

**Note 1:** After setting the field, the host MCU must also clear it to release the device from reset.

## REGISTER 3-2:FSMRST (CONTROLLER RESET)<sup>(1)</sup>ADDRESS: 0x01

	R-000	R/W-00000
	r	FSMRST<4:0>
bit 7		bit 0

Legend: R = Readable	e bit W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-5 **Reserved:** Maintain as '0'

bit 4-0 FSMRST<4:0>: Asynchronous Functional Reset Field bits 11111 = Reset state machines to default 00000 = Release from reset

**Note 1:** After setting the field, the host MCU must clear it to release the device from reset.

<sup>© 2015</sup> Microchip Technology Inc.

TABLE 3-1:         REGISTERS ASSOCIATED WITH RESET
--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
REGRST	r			REGRST<5:0>					
FSMRST	r			FSMRST<4:0>					

**Legend:** r = Reserved, read as '0'.

## 3.2 Interrupts

MRF24XA has one interrupt (INT), pin 13 that signals interrupt events to the host MCU. Interrupt sources are enabled through PIE1 (0x08) to PIE4 (0x0B) register bits. All interrupts are enabled or disabled using GIE bit (PINCON<6>). If GIE bit is cleared, all interrupts are disabled and INT pin remains in inactive state. Despite having the interrupts cleared by GIE bit clearing, the interrupt flags of the enabled interrupt sources are set.

Interrupt flags are located in the PIR1 (0x04) to PIR4 (0x07) registers. The PIRX register bits clears-to-zero upon read.

Therefore, the host MCU must read and store the value of the PIRX registers and check the bits to determine which interrupt occurred. The  $\overline{\text{INT}}$  pin continues to signal an interrupt until all active interrupts flags in PIRX registers are read.

ADDRESS: 0x0C

R-0	R/W-1	R-0	R-x	R/W-0000	
r	GIE	r	IRQIF	GPIOMODE<3:0>	
bit 7				I	bit 0

Legend: R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved	

bit 7 Reserved: Maintain as '0'

bit 6 **GIE:** General Interrupt Enable bit

This bit enables to output IRQIF on INT pin. Note that the polarity of INT pin is active-low.

bit 5 Reserved: Maintain as '0'

- bit 4 IRQIF: Interrupt Request Pending bit
- This bit is the OR relationship of the enabled interrupt flags.
- bit 3-0 **GPIOMODE <3:0>:** GPIO Mode Field bits

This bit field is out of scope.

#### 3.2.1 PIEx - INTERRUPT ENABLE REGISTERS

Register bits of PIE1 to PIE4 registers enable the appropriate interrupt sources to generate interrupts to the host MCU through  $\overline{INT}$  pin. The interrupt is enabled when the appropriate bit is set to '1'.

REGISTER 3-4:	PIE1 (	PERIPHERA	ADE	ADDRESS: 0x08			
R-0		R/W-1	R/W-1	R-0	R/W-1	R/W-1	R-0
r		RDYIE	IDLEIE	r	CALSOIE	CALHAIE	r
bit 7							bit 0

Legend: R = Readable	bit W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-6	Reserved: Maintain as '0'
bit 5	RDYIE: Ready Interrupt Enable bit
	This bit masks the RDYIF interrupt bit.
bit 4	IDLEIE: Idle Interrupt Enable bit
	This bit masks the IDLEIF interrupt bit.
bit 3	Reserved: Maintain as '0'
bit 2	CALSOIE: Calibration Soft Interrupt Enable bit
	This bit masks the CALSOIF interrupt bit.
bit 1	CALHAIE: Calibration Hard Interrupt Enable bit
	This bit masks the CALHAIF interrupt bit.
bit 0	Reserved: Maintain as '0'

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER	3-5: PIE2 (	PERIPHERA	L INTERRU	PT ENABLE 2	2)	ADD	RESS: <mark>0x0</mark>
R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TXIE	TXENCIE	TXMAIE	TXACKIE	TXCSMAIE	TXSZIE	TXOVFIE	FRMIE
bit 7							bit (
Legend: R	= Readable bit	W = Writable	bit	U = Unimplem	ented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
r = Reserved							
bit 7	TXIE: Transm	it Interrupt Ena	ble				
	This bit masks	s the TXIF inter	rupt register.				
bit 6	TXENCIE: Tra	ansmit Encrypt	ion and Authe	ntication Interrup	ot Enable bit		
	This bit masks	s the TXENCIF	interrupt regis	ster.			
bit 5	TXMAIE: Trar	nsmitter Mediu	m Access Inte	rrupt Enable bit			
	This bit masks	s the TXMAIF i	nterrupt regist	er.			
bit 4	TXACKIE: Tra	ansmission Un	acknowledged	Failure Interrup	t Enable bit		
	This bit masks	s the TXACKIF	interrupt regis	ster.			
bit 3	TXCSMAIE: 1	Fransmitter CS	MA Failure Int	errupt Enable bi	t		
	This bit masks	s the TXCSMA	IF interrupt reg	gister.			
bit 2	TXSZIE: Tran	smit Packet Si	ze Error Interr	upt Enable bit			
	This bit masks	s the TXSZIF ir	nterrupt registe	er.			
bit 1	TXOVFIE: Tra	ansmitter Over	low Interrupt E	Enable bit			
	This bit masks	s the TXOVFIF	interrupt regis	ster.			
bit 0	FRMIE: Frame	e Format Error	Interrupt Flag	bit			
	This bit masks	the EDMIE in					

REGISTE	R 3-6: PIE3	(PERIPHERA	L INTERRU	PT ENABLE 3	5)	ADD	RESS: 0x0A		
R/W-1	R/W-1	R/W-1	R-0	R/W-0	R/W-0	R/W-1	R/W-1		
RXIE	RXDECIE	RXTAGIE	r	RXIDENTIE	RXFLTIE	RXOVFIE	STRMIE		
bit 7							bit 0		
Legend:	R = Readable bit	W = Writable b	pit	U = Unimplem	ented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown		
r = Reserv	red								
bit 7 bit 6 bit 5	This bit masks <b>RXDECIE:</b> Re This bit masks <b>RXTAGIE:</b> Re	s the RXDECIF	rupt register. ion/Authentica interrupt registon/Authentica	ation Passed Inte ster. ation Failure Inte					
bit 4	Reserved: M	aintain as '0'							
bit 3		Received Packers the RXIDENT		terrupt Enable bi gister.	it				
bit 2		ceived Packet F s the RXFLTIF i		•					
bit 1	<b>RXOVFIE</b> : Re	This bit masks the RXFLTIF interrupt register. <b>RXOVFIE:</b> Receiver Overflow Interrupt Enable bit This bit masks the RXOVFIF interrupt register.							
bit 0		eive Stream Tir s the STRMIF ir		Interrupt Enable er.	bit				

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER 3	8-7: PIE4 (	(PERIPHERA	L INTERRU	PT ENABLE 4	<b>!</b> )	ADE	RESS: <mark>0x0</mark>		
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0		
TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPIO1IE	GPI00IE		
bit 7							bit (		
•	= Readable bit			•	nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
r = Reserved									
hit 7			at lators upt En	abla hit					
bit 7		ansmit SFD Se							
		s the TXSFDIF	1 0						
bit 6		eceive SFD Det							
		s the RXSFDIF	•						
bit 5	ERRORIE: G	eneral Error Int	errupt Enable	bit					
	This bit mask	s the ERRORI	interrupt regi	ster.					
bit 4	WARNIE: Wa	rning Interrupt	Enable bit						
	This bit masks the WARNIF interrupt register.								
bit 3	EDCCAIE: Er	nergy Detect/C	CA Done Inter	rupt Enable bit					
	This bit mask	s the EDCCAIF	interrupt regi	ster.					
bit 2	GPIO2IE: GP	IO2 Interrupt E	nable bit						
	This bit mask	s the GPIO2IF	interrupt regis	ter.					
bit 1		IO1 Interrupt E							
		s the GPIO1IF		ter					
bit 0		100 Interrupt E							
		s the GPIO0IF		tor					
			interrupt regis	101.					

#### 3.2.2 PIRX- PERIPHERAL INTERRUPT REGISTERS

Register bits of PIR1 to PIR4 registers indicates the source of the interrupt. The interrupt must be enabled when the appropriate bit is set to '1' in the corresponding PIEx register. MRF24XA automatically clears the contents of the PIRX registers when the host MCU reads the content of the register. MCU must store the PIRX register values in the firmware as needed .

REGISTER 3-8: PIR1 (PERIPHERAL INTERRU			PT REGISTER	२ 1)	ADD	ADDRESS: 0x04		
R/HS-1		R-0	R/HS-0	R/W/HC-0	R-0	R/W/HS-0	R/W/HS-0	R-0
VREGI	=	r	RDYIF	IDLEIF	r	CALSOIF	CALHAIF	r
bit 7								bit 0
Legend:	Legend: R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'			
-n = Value	at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown

HS = Hardware Set

HC = Hardware Clear

bit 7	VREGIF: Voltage regulator On Interrupt Flag bit <sup>(1)</sup>
	This is a nonpersistent bit. The register bit initializes to 1 on 1.2V reset except when RESET is used and only cleared when PIR1 is read. Note that the corresponding IE bit is not implemented.
bit 6	Reserved: Maintain as '0'
bit 5	RDYIF: Ready state Interrupt Flag bit
	Set each time when READY state is reached:
	<ul> <li>When Calibration ended (CALST = 0)</li> </ul>
	<ul> <li>When initialization ended (INITDONESF = 1)</li> </ul>
	<ul> <li>When crystal is ramped up (XTALSF = 1)</li> </ul>
	This bit is cleared when PIR1 is read.
bit 4	IDLEIF: Idle state Interrupt Flag bit
	Set each time the IDLESF is set and if MCU did not trigger this change. This is unchanged when MCU aborts an action by clearing either of TXST, TXENC, RXDEC, EDST or CCA bits. This bit is cleared when PIR1 is read.
bit 3	Reserved: Maintain as '0'
bit 2	CALSOIF: Calibration Soft Interrupt Flag bit
	This flag indicates that maybe Calibration is needed (CALST) although the radio is still functional. It also warns of a possible degradation in signal quality and current consumption, and a risk of CALHAIF interrupt. This bit is cleared when PIR1 is read.
bit 1	CALHAIF: Calibration Hard Interrupt Flag bit
	This flag indicates that immediate Calibration (CALST) is mandatory, otherwise the radio is not func- tional. The device enters into malfunction state. This bit is cleared when PIR1 is read.
bit 0	Reserved: Maintain as '0'

Note 1: Generated non-maskable interrupt is gated off until the 1.2V reset is released.

r = Reserved

<sup>© 2015</sup> Microchip Technology Inc.

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF
bit 7							bit C
Leaved D	Deedekle hit		- :4				
•	= Readable bit	'1' = Bit is set	DIC	-	nented bit, read		
-n = Value at r = Reserved	PUR	i = Bit is set		'0' = Bit is clea	areo	x = Bit is unkn	lown
bit 7	TXIF: Transm	ission Done Int	errupt Flag bit				
						ecomes uncha	
	hardware gen sistent, cleare		cket completed	d the transmiss	ion or when a p	backet is repea	ted. Nonper-
bit 6		ansmit Encodin	g Interrupt Flag	g bit			
	The TX packe	t was successf	ully encrypted	or complemen	ted, or both wit	h a Message Ir	ntegrity Code
	• •			when TXENC i	s cleared.		
	•	, cleared by SF					
bit 5		smitter Mediur					
				essed, specific red by SPI read		irst sample in tl	ne preamble i
bit 4	TXACKIF: Tra	ansmission Una	acknowledged	Failure Interrup	ot Flag bit		
	mission retries	s RETXMCNT«	<3:0>, provided		e Control field	d maximum nu of the transmit read.	
bit 3	TXCSMAIF: T	ransmitter CSI	MA Failure Inte	errupt Flag bit			
				channel busy f		:0> number of t	imes, provide
bit 2		smit Packet Siz	-	-			
						und to be zero o ed by SPI read	
bit 1	TXOVFIF: Tra	insmitter Overf	low Interrupt Fl	lag bit		-	
	The Host Con	troller attempte	ed to write a TX	C buffer that wa	s not empty (T	XBUFEMPTY =	= 0).
		, cleared by SF					
bit 0	•	e Format Error		bit			
		mitter/receiver	fails to parse t	he frame in the	buffer (it is not	as it must be o	r it is corrupte

REGISTER 3		•					DRESS: 0x0		
	R/W/HS/HC-0		R-0		R/W/HS/HC-0				
RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF		
bit 7							bit (		
		14/ 14/-1-1-1-	••						
•		W = Writable b	IT		nented bit, reac				
-n = Value at I	POR	'1' = Bit is set	I' = Bit is set'0' = Bit is clearedIC = Hardware ClearHS = Hardware Set			x = Bit is unkn	IOWN		
r = Reserved		HC = Hardward	e Clear	HS = Hardwa	ire Set				
bit 7	RXIF: Receive	ed Successful Ir	nterrupt Flag	bit					
	flag is only set	once for a pack	et and is not	cket filtering and set when the pac usly received frar	ket is the duplic	ate of a repeate	d transmissior		
bit 6	RXDECIF: Re	ceiver Decrypti	on/Authentic	ation Passed Int	errupt Flag bit				
	Set by the dev	vice when decry	ption/auther	ntication finished	without error.				
	Nonpersistent, cleared by SPI read.								
bit 5	RXTAGIF: Receiver Decryption/Authentication Failure Interrupt Flag bit								
	Set by the dev	vice when decry	ption/auther	ntication finished	with error.				
	Nonpersistent	, cleared by SP	l read.						
bit 4	Reserved: Ma	aintain as '0'							
bit 3	RXIDENTIF: Received Packet Identical Interrupt Flag bit								
	Set by the device when the packet is the duplicate of a repeated transmission (sequence number source address matches with the previously received frame).								
	Nonpersistent, cleared by SPI read.								
bit 2	RXFLTIF: Red	ceived Packet F	iltered Interr	upt Flag bit					
		evice when a p Nonpersistent, c		received, but re PI read.	jected by one	or more RX f	ilters, refer to		
bit 1	RXOVFIF: Re	ceiver Overflow	Error Interro	upt Flag bit					
		vice to indicate t		was received, b ed instead <sup>(1)</sup> .	ut all RX buffer	s were full. Cor	nsequently the		
	Nonpersistent	, cleared by SP	l read.						
bit 0	STRMIF: Rec	eive Stream Tin	ne-Out Error	Interrupt Flag bi	t				
				specified in STR C clears the stor			ceived packet		
	Nonpersistent	cleared by SP	lroad						

**Note 1:** In Packet mode, use a single buffer for received frames. In RX-Streaming mode, use both buffers for reception.

REGISTER 3	-11: PIR4 (	(PERIPHERA		PT REGISTEI	R 4)	ADE	DRESS: <mark>0x07</mark>		
R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0		
TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPIO1IF	<b>GPIO0IF</b>		
bit 7					•		bit 0		
<b>Legend:</b> R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared x = Bit is unknown				
r = Reserved		HC = Hardwar	e Clear	HS = Hardware Set					
bit 7		insmit SFD Ser		-					
	-	vice when the la	-	he SFD field is	sent into the a	ir.			
	•	, cleared by SF							
bit 6									
Set by the device when the SFD field of the received frame is detected <sup>(1)</sup> .									
	Nonpersistent, cleared by SPI read.								
bit 5		eneral Error Int							
1.11.4	•	vice, when mali		s reached.					
bit 4		rning Interrupt	-						
	•	vice when one							
	•	age drops belo nat resistor is m		•	4:0> at 0x3F				
bit 3	•	ergy Detect/C	•						
bit 5					ant is complete	(following that	the host MCU		
	Set by the device when Energy-detect or CCA measurement is complete (following that the host MCL sets the EDST/CCAST bit to start the measurement and the device is clearing it in on completion).								
	Nonpersistent	. Cleared by Sl	PI read.						
bit 2	GPIO2IF: GPI	IO2 Interrupt Fl	ag bit						
		evice if the GP input and the le				n, the GPIO is	enabled and		
bit 1	GPIO1IF: GPI	IO1 Interrupt Fl	ag bit						
		evice if the GP input and the le				n, the GPIO is	enabled and		
bit 0	GPIO0IF: GPI	IO0 Interrupt Fl	ag bit						
		evice if the GP input and the le				n, the GPIO is	enabled and		

**Note 1:** The detection latency (0...1 µs after the last sample of the SFD). Note that the SFD may trigger on noise or interference. Note that the CFOMEAS<7:0> indication becomes valid when RXSFDIF is asserted.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PIR1	VREGIF	r	RDYIF	IDLEIF	r	CALSOIF	CALHAIF	r
PIR2	TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF
PIR3	RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF
PIR4	TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPI01IF	GPIO0IF
PIE1	r		RDYIE	IDLEIE	r	CALSOIE	CALHAIE	r
PIE2	TXIE	TXENCIE	TXMAIE	TXACKIE	TXCSMAIE	TXSZIE	TXOVFIE	FRMIE
PIE3	RXIE	RXDECIE	RXTAGIE	r	RXIDENTIE	RXFLTIE	RXOVFIE	STRMIE
PIE4	TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPI01IE	GPIO0IE
PINCON	r	GIE	r	IRQIF	GPIOMODE<3:0>			

## TABLE 3-2: REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: r = Reserved.

## 3.3 GPIO Functions and GPIO Interrupts

MRF24XA has three GPIO pins, GPIO2 pin 12, GPIO1 pin 11 and GPIO0 pin 10. GPIO pins are used as general purpose IO pins or GPIOs can monitor internal states.

Refer to Register 3-17 for more information on GPIO monitoring.

## 3.3.1 GPIO GENERAL IO FUNCTIONALITIES

To operate MRF24XA GPIOx pins in general purpose IO mode, set GPIOEN bit (0x0D<7>) to '1' and set GPI-OMODE<3:0> bits (0x0C<3:0>) to '0000'.

The TRISGPIOx bits (0x0D<6:4>) configures the input or output selection of GPIOs. Clearing the TRISGPIOx bit sets the appropriate GPIO line to Output mode. Input the default GPIO line direction after POR.

GPIO lines in Input mode are used with Schmitt Trigger input buffers. STENGPIOx bits (0x0E<2:0>) enables the Schmitt Triggers. Setting the STENGPIOx bit to '1' enables Schmitt Trigger input of the appropriate pin. GPIO data is read or written to through the GPIO bits (0x0D<2:0>).

GPIO lines can have active pull-up or pull-down. PULLENGPIOx (0x0F<2:0>) bits enable line pulling function. Setting PULLENGPIOx bit to '1' enables active pull-up or pull-down circuit. PULLDIRGPIOx bit (0x0F<6:4>) sets the pull direction. Setting PULLDIRGPIOx bit to '1' defines pull-up, while clearing the bit defines pull-down on the appropriate GPIO line.

## 3.3.2 GPIO INTERRUPT HANDLING

GPIO lines can also generate interrupts. To use GPIO interrupts, set the appropriate GPIOxIE bit (0x0B<2:0>) to '1' to enable the interrupt generation. To enable interrupt generation on INT pin, set GIE bit (0x0C<6>) to '1'

. The GPIO interrupt polarity is selected through GPI-OxP bits (0x0E<6:4>). Setting GPIOxP bit to '1' triggers interrupt logic at the rising edge of the input signal. While clearing the bit enables interrupt generation on the falling edge of the input pin.

<sup>© 2015</sup> Microchip Technology Inc.

## REGISTER 3-12: PIR4 (PERIPHERAL INTERRUPT REGISTER 4)

#### ADDRESS: 0x07

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPI01IF	<b>GPIO0IF</b>
bit 7							bit 0
Legend: R	= Readable bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	

Legend: R = Read	dable bit vv = vvritable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-3	Out of scope
bit 2	GPIO2IF: GPIO2 Interrupt Flag bit
	Set by the device if the GPIOMODE register is set to normal operation, the GPIO is enabled and configured to input and the level matches with the polarity.
bit 1	GPIO1IF: GPIO1 Interrupt Flag bit
	Set by the device if the GPIOMODE register is set to normal operation, the GPIO is enabled and configured to input and the level matches with the polarity.
bit 0	GPIO0IF: GPIO0 Interrupt Flag bit
	Set by the device if the GPIOMODE register is set to normal operation, the GPIO is enabled and configured to input and the level matches with the polarity.

REGISTER 3	-13: PIE4 (	PERIPHERA	L INTERRUP	T ENABLE 4	•)	ADD	RESS: 0x0B
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPI01IE	GPIO0IE
bit 7							bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reser	ved			

bit 7-3	Out of scope
bit 2	GPIO2IE: GPIO2 Interrupt Enable bit
	This bit masks the GPIO2IF interrupt register.
bit 1	GPIO1IE: GPIO1 Interrupt Enable bit
	This bit masks the GPIO1IF interrupt register.
bit 0	GPIO0IE: GPIO0 Interrupt Enable bit
	This bit masks the GPIO0IF interrupt register.

REGISTER :	RW-1	R/W-1	PURPOSE I/O R/W-1	R-0	R/W-0	R/W-0	R/W-0			
	1		1		-	-	-			
GPIOEN	TRISGPIO2	TRISGPI01	TRISGPI00	r	GPIO2	GPIO1	GPIO0			
bit 7							bit (			
Legend: R	= Readable bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
r = Reserved										
bit 7	GPIOEN: GP	IO Enable bit								
			control, if GPIOI matically contro	•	configured into	Normal mode.	The other GPI			
bit 6	TRISGPIO2:	Tri-state Contro	ol for GPIO 2 P	in bit						
	If set, the pin is configured into Input mode. Value reads from GPIO2 bit.									
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	e GPIO2 bit.				
bit 5	TRISGPIO1:	Tri-state Contro	ol for GPIO 1 P	in bit						
	If set, the pin	is configured ir	nto Input mode.	Value reads f	rom GPIO1 bit.					
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	e GPIO1 bit.				
bit 4	TRISGPIO0:	Tri-state Contro	ol for GPIO 0 P	in bit						
	If set, the pin is configured into Input mode. Value reads from GPIO0 bit.									
	If cleared, the	pin is configur	ed into Output	mode. Value s	ets through the	e GPIO0 bit.				
bit 3	Reserved: M	aintain as '0'								
bit 2	GPIO2: GPIC	2 Value bit								
	This bit repres	sents the value	on the GPIO 2	2 pin.						
bit 1	GPIO1: GPIC	1 Value bit								
	This bit repres	sents the value	on the GPIO 1	pin.						
bit 0	GPIO0: GPIC	0 Value bit								
	This hit rears	sents the value								

## REGISTER 3-15: STGPIO (SCHMITT TRIGGER GENERAL PURPOSE I/O REGISTER)

						AĎI	DRESS: <mark>0x0</mark>					
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0					
r	GPIO2P	GPIO1P	GPIO0P	r	STENGPIO2	STENGPIO1	STENGPI00					
bit 7							bit C					
•	R = Readable bit				mented bit, read							
-n = Value		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
r = Reser	ved											
bit 7	Reserved: M	l <b>aintain as</b> '0'										
bit 6	GPIO2P: GPI	IO 2 Polarity bi	t									
	This bit contro	ols GPIO2IF po	larity when co	onfigured into li	nput mode.							
	1 = Rising ed 0 = Falling ec	0										
bit 5	GPIO1P: GP	IO 1 Polarity bi	t									
	This bit contro	ols GPIO1IF po	larity when co	onfigured into li	nput mode.							
	1 = Rising ed	0										
	0 = Falling ec	0										
bit 4		IO 0 Polarity bi		. C								
		ols GPIO0IF po	plarity when co	intigured into li	nput mode.							
	1 = Rising ed 0 = Falling ed											
bit 3	Reserved: M	l <b>aintain as</b> '0'										
bit 2	STENGPIO2:	: Schmitt Trigge	er Enable GPI	0 2								
	This bit enabl	les Schmitt-trig	ger circuit on (	GPIO 2 pad an	d turns off by de	fault.						
		igger enabled igger disabled										
bit 1	STENGPIO1:	: Schmitt Trigge	er Enable GPI	0 1								
	This bit enabl	This bit enables Schmitt-trigger circuit on GPIO 1 pad and turns off by default.										
		igger enabled igger disabled										
bit 0		: Schmitt Trigge	er Enable GPI	0 0								
					d turns off by de	fault.						
	1 = Schmitt tr	rigger enabled rigger disabled	-	-								

## REGISTER 3-16: PULLGPIO (PULL CONTROL GENERAL PURPOSE I/O REGISTER)

R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0
r	PULLDIRGPIO2	PULLDIRGPIO1	PULLDIRGPIO0	r	PULLENGPIO2	PULLENGPIO1	PULLENGPIO0
bit 7							bit (
legend: R	R = Readable bit	W = Writable	hit	U = Unimple	emented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	own
r = Reserved							
bit 7	Reserved: Ma	aintain as '0'					
bit 6	PULLDIRGPI	02: Pull Direct	ion on GPIO 2	bit			
	These bits con 1 = Pull-up 0 = Pull-down		hm weak-pull c	ircuit directio	n on GPIO 2 pin		
bit 5	PULLDIRGPI	01: Pull Direct	ion on GPIO 1	bit			
		ntrol the 75 kO			n on GPIO 1 pin		
bit 4	PULLDIRGPI	00: Pull Direct	ion on GPIO 0	bit			
	These bits con 1 = Pull-up 0 = Pull-down		hm weak-pull c	ircuit directio	n on GPIO 0 pin		
bit 3	Reserved: Ma	aintain as '0'					
bit 2	PULLENGPIC	<b>02:</b> Pull Enable	on GPIO 2 bit				
		uit automatical led		0 2 pin. Note	that when pin is	configured to o	utput,
bit 1	PULLENGPIC	01: Pull Enable	e on GPIO 1 bit				
		uit automatical led		0 1 pin. Note	that when pin is	configured to o	utput,
bit 0	PULLENGPIC	<b>00:</b> Pull Enable	e on GPIO 0 bit				
		tomatically disa		O 0 pin. Note	that when pin is	s configured to	output, weak

R-0	R/W-1	R-0	R-1	7	R/W-0000			
r	GIE	r	IRQIF		DMODE<3:0>			
bit 7			I		bit			
Legend:	R = Read	dable bit W =	Writable bit	U = Unimplemented bit, read	as '0'			
-n = Valu	e at POR	'1' = Bit is se	t	'0' = Bit is cleared	x = Bit is unknown			
r = Resei	rved							
oit 7	Reserve	ed: Maintain as	<b>;</b> 'O'					
bit 6		neral Interrupt						
				NT pin. Note that the polarity of	INT pin is active-low.			
bit 5		ed: Maintain as						
bit 4		nterrupt Reque	0					
			•	enabled interrupt flags.				
bit 3-0		DE <3:0>: GPI		onality of the GPIO pins Encodir	a.			
		Reserved	ing the farload		9.			
			e used for Re	ceive streaming (RXSTREAM)	Pins GPIO<2.0> are used to output			
	IOII	1011 = GPIO pins are used for Receive streaming (RXSTREAM). Pins GPIO<2:0> are used to output {RXWRBUF, BUSRDBUF, RXBUFFUL}.						
	1010 =			ansmit streaming (TXSTREAM). TXBUFEMPTY}.	Pins GPIO<2:0> are used to output			
	1001 =	Reserved						
	1000 =	Reserved						
	0111 =	Reserved						
	0110 =	Reserved						
	0101 =		nile GPIO<1>		tion (TIMESYN). GPIO<0> is used t ses. GPIO<2> is used in "NORMAI			
	0100 =	GPIO pins a RFOP<2:0>.	ire used for I	Radio monitoring (RFMON). P	ins GPIO<2:0> are used to output			
	0011 =			MAC monitoring (MACMON). P	Pins GPIO<2:0> are used to output			
MACOP<3:1>. 0010 = GPIO pins are used for RXFSM receiver state-machine 000 = Preamble search 001 = Hi-rate SFD search 010 = Mid-rate SFD search 011 = Low-rate SFD search 100 = Legacy length field proces				n h	. Pins GPIO<2:0> are used to outp			
	<ul> <li>101 = Payload processing</li> <li>0001 = GPIO pins are used for AGC monitoring (AGCMON). Pins GPIO&lt;2:0&gt; are used to output {AG HOLD, GAIN&lt;1:0&gt;} where AGCHOLD is an internal flag set when a receiver detects a pream</li> </ul>							
				s set free after the end of the fra				

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PIR4	TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPIO2IF	GPI01IF	GPI00IF
PIE4	TXSFDIE	RXSFDIE	ERRORIE	WARNIE	EDCCAIE	GPIO2IE	GPIO1IE	GPIO0IE
GPIO	GPIOEN	TRISGPIO2	TRISGPI01	TRISGPI00	r	GPIO2	GPIO1	GPIO0
STGPIO	r	GPIO2P	GPIO1P	GPIO0P	r	STENGPIO2	STENGPIO1	STENGPIO0
PULLGPIO	r	PULLDIRGPIO2	PULLDIRGPIO1	PULLDIRGPI00	r	PULLENGPIO2	PULLENGPIO1	PULLENGPIO0
PINCON	r	GIE	r	IRQIF		GPIO	MODE<3:0>	

TABLE 3-3:	<b>REGISTERS ASSOCIATED WITH GPIO FUNCTIONALITIES</b>

Legend: r = Reserved, read as '0'.

#### 3.4 PA and LNA Outputs

MRF24XA has a Power Amplifier (PA) control pin (pin 20) and a Low Noise Amplifier (LNA) control pin (pin 21). These pins are capable of handling external PAs and LNAs or external antenna switch circuits. MRF24XA can also tolerate different start-up times of different external circuits by sending or accepting data if the external circuits completes their ramp up. MRF24XA can handle both active-high or active-low control signal sensitive circuits.

For more information, refer to Section 9.13 "External PowerAmplifier(PA)/Low-NoiseAmplifier(LNA)".

## 3.5 Battery Monitor

The voltage level on the battery is monitored. If the battery monitoring is enabled and the voltage level drops below a threshold, voltage interrupt (WARNIF) is asserted. Refer to Register 3-18 for more information on the battery.

#### REGISTER 3-18: BATMON (BATTERY MONITOR CONFIGURATION REGISTER) ADDRESS: 0x3F

R-0	R/W-1	RW-11111
r	BATMONPD	BATMON<4:0>
bit 7		bit 0

Legend: R = Readable bit W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved	

bit 7-6	Reserved: Maintain as '0'	

bit 5 BATMONPD: Battery Monitor Power-Down bit

If battery monitor is working and battery voltage drops below the threshold by BATMON<4:0> then WARNIF is set.

1 = Battery monitor is OFF

0 = Battery monitor is working

bit 4-0 BATMON<4:0>: Battery Monitor Threshold Field bits

VTHRESHOLD = 3.6 - 0.071 \* BATMON<4:0> (V)

© 2015 Microchip Technology Inc.

NOTES:

## 4.0 GENERAL TRANSCEIVER OPERATIONS

## 4.1 MAC Architecture

The architecture of MAC layer processing is illustrated in Figure 4-1.

In reception, the receive signal processor acquires the synchronization header of the frame on-air, and demodulates the frame starting from the LENGTH field. The demodulated data is written directly into the Receiver Buffer (Default, Buffer 2) if the targeted buffer is declared empty (RXBUFFUL = 0). After LENGTH number of bytes are received into the buffer and RSV data are appended, the frame is parsed according to the selected Framing mode (IEEE 802.15.4 or proprietary). The Frame Control Sequence (FCS) is checked to detect corruption by noise. Corrupted frames or frames not addressed to this node are rejected (discarded), which the host configures. Rejection means that reception is completed now and the Receive Buffer status remains empty (RXBUFFUL = 0). It is configurable whether the frame is discarded silently or generates an interrupt to the host.

If a frame is accepted and Acknowledge is requested for the frame, then the radio turns to transmit and sends an Acknowledgment. As other features, automatic ACK-sending are enabled or bypassed.

If the frame is the duplicate of a previously received and accepted frame then the frame is discarded (following Acknowledgment). Otherwise, the frame is the first copy of an accepted frame, which must be reported to the host. To lock the buffer from being overwritten by a new frame, RXBUFFUL is automatically set (1). RXIF interrupt is generated for the host, which completes the reception. The host MCU can only access the Receive Buffer when RXBUFFUL is set (1). To free up the buffer, the host clears RXBUFFUL (0).


If the frame is encrypted or contains an authentication tag (MIC), the host MCU must run the decrypt/ authenticate operation before it reads the payload and frees up the buffer.

When sending, the host MCU constructs the frame and downloads it to the transmit buffer (Default, Buffer 0), and triggers transmission after the last byte. The device processes the content of the buffer in-place. After parsing, a security processing takes place if required, finally an FCS is generated and appended to the frame. The LENGTH is adjusted each time an authentication tag (MIC) or FCS is appended to the frame.

After in-place frame processing the medium is accessed using the Carrier Sense Multiple Access with Collision Avoidance (CSMA-CA). The RF transmit chain is only enabled when the channel is free, or if CSMA is bypassed. As soon as the RF can transmit, the Transmit Signal Processor starts sending the Synchronization Header (SHR) and followed by the buffer content up the FCS. If an Acknowledgment is requested then the RF chain is turned into receive. If ACK is not received before the expiration of a time-out, the transmission can automatically start over from CSMA through SHR-transmission, and then transmitting the SHR-transmission frame if configured. After successful sending an interrupt is generated to the host MCU. Only either the TX MAC or the RX MAC is active at a time.

<sup>© 2015</sup> Microchip Technology Inc.





#### 4.2 Operations Overview

#### 4.2.1 TERMINOLOGY

Node denotes the wireless communication node that is formed by a MRF24XA device and a host MCU. Device denotes the MRF24XA device. Software/SW denotes the software running in the Host MCU. The device does not contain a processor core that runs software. Frame and Packet are used interchangeably.

#### 4.2.2 HOST INTERFACE

The host MCU controls the device over SPI (max. 10 MHz), whereas the device indicates task completion or failure events, and frames received over the air by raising an interrupt. Most interrupt flags are masked, which means that these are still set on the respective event, but cannot activate the interrupt pin on the device. The host services the interrupts through reading the interrupt register. The interrupt bytes are self-cleared on SPI-read. Using the convention, the "IF" suffix in mnemonics refers to "Interrupt Flag". For example, TXIF and RXIF. For software troubleshooting, the host can set the interrupt flags.

#### 4.2.3 BUFFERS

The device has two frame buffers (128 bytes each). SPI allows accessing each byte in the frame buffer at its own address. As the default, the buffer starting at address 0x200 is used for transmission (BUF1) and the buffer starting at address 0x300 is used for reception (BUF2).

#### 4.2.4 OPERATING STATES

The Figure 4-3 chart describes the top-level state machine of MRF24XA, including the valid state transitions. Note that the register access can also perform the other transitions, however these may result in an unexpected behavior.

For more information on the MRF24XA Power modes on power consumption in each state, refer to Table 2-1.

#### 4.2.4.1 Description of Each State

- RADIO IN PIN RESET: MCU keeps nRST pin low. Radio is in reset, functions are unavailable.
- POWER OFF: Voltage on 3V3 pin is 0V. Radio is shut down.

- INIT (RST = 1): Internal state. Radio performs automatic initialization after Power or Pin Reset. In this state, SPI is active and TX buffer can be pre-loaded. Register access is limited to 0x00 -0x07.
- INIT (RST = 0): Internal state. Radio performs automatic initialization to recover from Deep Sleep. In this state, SPI is active and TX buffer can be pre-loaded. Register access is limited to 0x00 - 0x07.
- DEEP SLEEP: The radio is in an extremely lowpower state. Current consumption is 40 nA. All parts, including the 1V2 on-chip regulator, is turned off. 3V3 backup memory is only powered to keep the register settings. To maintain the settings, the chip must not be powered down completely.
- INITIAL CALIBRATION: After reset, some internal circuits must be calibrated. The radio automatically performs these calibrations . In case some problem occurs during Calibration, the chip remains in this state.
- RADIO OFF: This is the first stable state after power cycle or pin reset. The radio is ready for all operations, every register is accessible. Even if crystal is running, it takes 50 µs for the synthesizer to ramp up before RX or TX mode gets enabled.
- IDLE: Radio is up and all registers are accessible. Crystal and synthesizer are up and running to reduce transition to RX or TX.
- SLEEP: Only the regulator is powered on, crystal is not running. This state may be used for preloading register values or TX buffer. No other functionality are available.
- RX Listen and RX Listen Power Save: Radio awaits for packets to arrive and to be received. All registers are accessible and TX buffer may be loaded. Even if PSAV is enabled, the operation remains the same. The difference displays in power consumption and sensitivity.
- RX FRAME: Temporary internal state for the actual packet reception process.
- TX FRAME: Temporary internal state for sending out a packet from TX buffer.

#### 4.2.4.2 Detailed Transition Description

1: MCU releases nRST. Radio moves into INIT (RST = 1) mode. In case there were no power cycles, POR bit retains its state.

2: Radio gets powered on. POR bit sets to 1 and VREGIF is set when the 1V2 regulator is up. VREGIF is not maskable.

3: To start recovery from Deep Sleep mode, a dummy SPI read operation (at least four changes on SDI line) is required from the MCU. The first interrupt after wakeup is VREGIF, which indicates the start of the on-chip 1.2V regulator. The SPI is operational at this point that enables the MCU to service the interrupt by reading the interrupt source register. POR flag retains its state before Deep Sleep mode. Transmit buffers are accessible for preloads. After the crystal oscillator becomes stabilized (1-3 ms; 1,4 ms typical), the device sets the RDYIF interrupt without going through recalibration, and then all the registers become accessible. Previously stored Configuration is retained during Deep Sleep, thus Calibration is not necessary.

4: In case radio was started with any kind of reset, Calibration is needed. Transition from INIT state and the initial Calibration are automatically done.

5: Theoretically, it is possible that Calibration fails. In that case, the chip remains in this internal state. Further information in STATUS register description.

6. Automatic transition to Radio OFF after successful Calibration.

7: Radio automatically turns to OFF mode after the register values are restored and RX is disabled before Deep Sleep.

8: In case RX is enabled before Deep Sleep, radio automatically turns back to RX or RX Power Save mode.

9, 12: To initiate transition to Sleep mode, MCU must set XTALDIS bit. Note that Sleep mode is only accessible from Idle and Radio OFF mode.

10: To recover from Sleep mode MCU must clear XTALDIS bit. Afterwards crystal ramps up and radio turns back to OFF modes.

11. Transferring to Deep Sleep mode. MCU must clear POR bit and all interrupt registers and set DSLEEP bit afterwards.

13, 14: RX mode is accessible from Radio OFF and Idle mode. The only difference is in transition time: from OFF mode user must Wait for synthesizer to ramp up.

15: MCU clears RXEN bit to go back to Idle. For further information on transition, see check point 20.

16, 17 and 18: MCU sets TXST to transmit packet from buffer. The difference is in transition time: from OFF mode user must Wait for synthesizer to ramp up.

19, 21: Radio turns back to Idle mode (if started from Idle or OFF mode) after the packet is sent or the MCU clears the TXST bit. Transition to RX takes place if RXEN bit is set on high before setting TXST.

20: Transition depends on OFFTM register settings. When TXST or RXEN bits are cleared, radio waits OFFTM number of Base time units and then it turns to OFF mode to save power. To disable automatic transition, set OFFTM to 0xFF.

22: Automatic transition if radio detects a packet being transmitted over air.

<sup>© 2015</sup> Microchip Technology Inc.


23: Transition after packet reception is over or MCU clears RXEN bit
TABLE 4-1: TRANSITION TIMES

	NSITION TIMES	De die internel te de	The Transition Time
Starting State	Destination State	Radio internal tasks	Typ. Transition Time.
Power OFF	Radio OFF	Regulator, XTAL ramp up and Calibra- tion	1.6 ms <sup>(1)</sup>
Pin Reset	Radio OFF	XTAL ramp up, Calibration	1.4 ms <sup>(1)</sup>
Radio OFF, IDLE, RX	DEEP SLEEP	Save registers, shut down 1V2 LDO	45 ms <sup>(2)</sup>
DEEP SLEEP	Radio OFF	Regulator and XTAL ramp up, register recovery	1.6 ms <sup>(1)</sup>
DEEP SLEEP	RX	Regulator and XTAL ramp up, register recovery, synthesizer on	1.65 ms <sup>(1)</sup>
Radio OFF	RX Listen	Synthesizer ramp up, Power on RX front end	57 µs
Radio OFF	TX Frame	Synthesizer ramp up, Power on TX front end	52 µs
IDLE	RX Listen	Power on RX front end	6.8 µs
IDLE	TX Frame	Power on TX front end	1.3 µs
Radio OFF	SLEEP	Crystal power off	25 µs
SLEEP	Radio OFF	Crystal ramp up	1.4 ms <sup>(1)</sup>

**Note 1:** XTAL ramp up time is depending on temperature. Minimum values 1 ms, typical value 1.4 ms, maximum value 3 ms


2: This time is referring to the complete discharge time on the internally regulated 1V2 bus and may depend on the actual capacitance on this network.

## FIGURE 4-2: TRANSITION FROM DEEP SLEEP TO RX LISTEN POWER-SAVE MODE



DS70005023C-page 92


## FIGURE 4-3: MRF24XA TOP LEVEL STATE MACHINE (SIMPLIFIES STATE TRANSITION CHART)



Frame sending/reception involves the following steps as shown in the Figure 4-4. (Note: Sending = originator, Receiving = recipient)

- 1. Originator and Recipient Nodes apply the previously shared (negotiated/global) configurations.
- Recipient MCU enables reception in the device when the RXEN (1) control bit in the RXCON1 register is set.
- 3. Originator MCU constructs the payload.
- 4. Originator MCU constructs the MAC frame header applying the per frame configurations.
- 5. Originator MCU loads the MAC frame to the device.
- 6. Originator MCU starts transmit operation when the TXST (1) control bit (MACCON1 register) in the device is set. MAC layer encryption is automatically applied while for network layer encryption
- Originator device executes in-place processing on the frame. For example, encryption and FCS appending, and checks the Configuration of the frame header that affects the per frame device behavior for this frame (whether an Acknowledge is requested from the recipient).
- 8. Originator device attempts to send the message to the receiver device. Prior accessing the medium, ensure that no other device is using it on the same channel frequency, or jammed by interferers before sending. The applied procedure is called CSMA-CA. When the channel is clear, it sends the frame. Finally, the device waits for an Acknowledge as the frame is configured to request one.
- 9. Recipient device receives the frame and parses it. The frame is accepted. The frame can also be rejected due to destination address or FCS mismatch.
- 10. Recipient device sends an ACK.
- 11. Recipient device generates an RXIF (1) interrupt to its host MCU when ACK-sending is complete. Since the frame is accepted and acknowledged, RXBUFFUL is set (1) by the device. This protects the frame from being overwritten by a subsequent different frame.
- 12. Recipient MCU may trigger in-place processing (for example, decryption by setting RXDEC) on the frame after servicing the interrupt.
- 13. Originator device fails to receive the ACK-frame. Therefore, it starts over transmitting the same frame (retransmission) through CSMA-CA first and then sending follows.

- 14. Recipient device receives the retransmitted frame and finds out it is a duplicate. It still sends another ACK-frame to it, but discards the duplicate frame.
- Originator device receives the ACK and generates a TXIF (1) interrupt to confirm the successful sending to its host MCU. It also clears the TXST (0) control/Status bit. Originator device returns to Reception mode if RXEN = 1 is configured, otherwise it turns to TRXOFF.
- 16. MCU services the interrupt (TXIF) to learn the confirmation. Transaction is successfully completed.
- 17. Recipient device completes the in-place decryption of the frame and generates a RXDECIF (1) interrupt to indicate status to its host MCU.
- 18. Recipient MCU reads the decrypted frame from the buffer and unlocks the buffer when the control/status flag RXBUFFUL (0) of the device is cleared.




In-place processing (whether transmitting or receivingside) is tested using a single node. This is useful in device testing or software troubleshooting. Figure 4-5 illustrates the procedure of in-place test using a single node. Note that the Originator and the Recipient node can be the same hardware. TXBUF1PP triggers the processing that TXST originally performs. TXIF interrupt is generated at the end of in-place processing, without attempting to physically send the frame. The device clears TXBUF1PP at the same time.

<sup>© 2015</sup> Microchip Technology Inc.

Buffer 1 holds the processed (encrypted, FCSappended) frame. If RXBUF1PP is set, frame filtering is performed and RXIF interrupt is generated. Alternatively, the processing is performed in Buffer 2 (the normal receive buffer) using TXBUF2PP and RXBUF2PP. Note that unlike TXBUF1PP and TXBUF2PP, RXBUF1PP and RXBUF2PP do not automatically clears when RXIF is set but selects which buffer must be processed when RXDEC is issued.

## FIGURE 4-5: IN-PLACE TEST USING A SINGLE NODE: EXAMPLE SCENARIO (MESSAGE SEQUENCE CHART)



DS70005023C-page 96

**Preliminary** 

Downloaded from: http://www.datasheetcatalog.com/

### 4.3 Global vs. Per Node vs. Per Packet Configurations

For certain configurable parameters, the selected options apply to all nodes in a network. The following are the global attributes:

- The MAC frame format used in the network (FRMFMT register bit configuration)
- The FCS appending and checking method (refer to CRCSZ register bit)
- The medium access (CSMAEN register bit configuration

#### 4.3.1 GLOBAL CONFIGURATIONS

Global attributes are negotiated through management information travelling in the MAC payload (of the current frame or a previous frame). For example,

- Address size in Proprietary MAC framing mode
- Network Layer security enabling and security material in IEEE 802.15.4-compliant MAC framing mode

These global attributes are shared between all nodes of the network as all the nodes can access the same medium, and the sending and recipient sides must process the frame consistently.

#### 4.3.2 PER PACKET CONFIGURATIONS

As opposed to global configurations, per packet attributes vary from packet to packet. For example,

- Acknowledge Requested for the current frame (AckReq)
- Security Processing enabled for the current frame (SecEn)

These attributes must be shared between the originator and the recipient of the frame and must travel with the packet. Prior sending a frame, the originator MCU applies the desired attributes when the respective frame control bits (for example, AckReq, SecEn) in the MAC header of the frame are configured. When the send operation is triggered, the sending device checks these attributes and adapts its (frame processing and sending) behavior accordingly. The receiver device does the same on reception.

## 4.3.3 PER NODE CONFIGURATION

It applies to specific nodes in the network, having a specific role. The auto-repeater functionality (in proprietary MAC mode) is a typical example. Another case is how a node filters frames. A sniffer node must have different Configuration than an ordinary node. This Configuration may also be different since the sniffer must not send acknowledge.

### 4.4 Features Overview

The device supports two Framing modes:

- IEEE 802-15.4 standard compliant, see Section 5.0 "IEEE 802.15.4™ Compliant Frame Format and Frame Processing" format
- Proprietary format, see Section 6.0 "Proprietary Frame Format and Frame Processing"

Hardware support is provided for both the features, but a network must only use one of these in all the nodes. A compromise is offered through Bridging, see **Section 8.0 "Bridging"**.

For the discussion it is helpful to distinguish between *Protocol Agnostic* and *Protocol Dependent*.

#### **Configuration Options:**

- The availability and Configuration format of *Protocol Dependent* options are conditioned on the selected framing protocol whether IEEE 802.15.4compliant or proprietary network operation is required.
- In contrast, the availability, behavior and Configuration format of other options are *Protocol Agnostic* from a device point of view, which means that the Configuration occurs similarly for framing protocol.

All Protocol Agnostic options can freely combined with any of the "protocol-dependent" configurations as far as the device constrains it. To comply with the IEEE 802.15.4 protocol, the constraints specified in the standards must be followed, see Table 4-3.

Figure 4-6 lists the higher level (MAC layer) Configuration features.

- FCS method: Hardware supports the 2-byte long CRC sequence adopted by IEEE 802-15.4. This must be adequate for most applications. In the contrary case, the CRC appending and checking are disabled if CRCSZ = 0. If CRCSZ = 0 then AUTOACKEN = 0 and RXFILTER = 0x00 is required. CRCSZ = 1 is assumed in the discussion.
- CSMA is described in Section 4.11 "Carrier Sense Multiple Access-Collision Avoidance (CSMA-CA)" and only requires Packet mode.
- Automatic Acknowledgement Reception and Sending is configured as specified in Section 4.12 "Clear Channel Assessment (CCA)", Section 4.14 "Acknowledge Sending by Recipient" and Section 4.15 "Acknowledge Reception by Originator".

<sup>© 2015</sup> Microchip Technology Inc.

- In both framing configurations, the device offers support for: frame parsing, frame filtering, frame types, addressing modes applicable to multi-cast and uni-cast frames and security processing. Standard mode operation is described in Section 5.0 "IEEE 802.15.4™ Compliant Frame Format and Frame Processing". Proprietary mode is described in Section 6.0 "Proprietary Frame Format and Frame Processing" through Section 7.0 "Advanced Link Behavior in Proprietary Packet Mode".
- The following modes are only available in Proprietary modes: Bridging, Link Agility, see Section 7.1 "Channel Agility", and Auto-

Repeater, see Section 7.3 "Auto-Repeater".

Table 4-2 lists a summary of possible node behaviors and node types. Section 5.0 "IEEE 802.15.4<sup>™</sup> Compliant Frame Format and Frame Processing" focuses on the general processing of IEEE 802.15.4compliant and proprietary-format non-streaming frames when the node is non-streaming configured in Packet mode. Differences to this behavior are specified for the other scenarios in the respective sections.

#### FIGURE 4-6: MAC LAYER CONFIGURATION OVERVIEW

COMMUNICATION ASPEC	TS AVAILABLE OPTIONS	PER PACKET or PER NODE or GLOBAL?	
PROTOCOLAGNOSTIC:			
Frame Error Detection	Trailer FCS by HW: yes/no?	Global option (typically, but not enforced)	
Link Reliability	Acknowledge Request: yes/no? (if yes, # of retransmissions?)	Per packet option	
	Automatic ACK response: yes/no?	Per node option	
Multiple Access	CSMA: yes/no?	Per packet option	
PROTOCOLDEPENDENT:			
Frame Parsing	IEEE 802.15.4 vs. Proprietary?	Global option (exept for "bridging")	
Frame Filtering	Filters by validity, type, address	Per node option	
Frame Type	Type: Data/CMD/ACK/Beacon?	Per packet option	
Multi-cast Frames	Broadcast/Unicast Destination?	Per packet option	
Address Format	Dest. Address/Src. Address format?	Per packet – in IEEE 802.15.4 Global – in Proprietary mode	
MAC Layer Security	Privacy: yes/no? Frame authenticity: yes/no, MIC-tag size?	Per packet enabling option	
NWK Layer Security	Privacy: yes/no? Frame authenticity: yes/no, MIC-tag size?	Per packet – in Proprietary mode	
PROPRIETARY MODE ON	LY:		
Link Agility	Air-Data-Rate Adaptation: yes/no? Adapt channel between TX/RX?	Per packet option	
Buffer Handling	Packet vs. Streaming Buffer Mode	Per packet option	
Auto-Repeater	Auto-Repeat Mode	Per packet and per RX node option	

DS70005023C-page 98

**Preliminary** 

1					
		NO	DE CONFIGUR	ATION	
	Packet Mode			Propr. TX	Propr. RX
	IEEE 802.15.4™	Proprietary	Proprietary Repeater	Stream	Stream
TRXMODE (00: Packet Mode)	00	00	00	10	01
FRMFMT (Std:0, Proprietary:1)	0	1	1	1	1
AUTORPTEN (Repeater Node:1)	0	0	1	0	0
FEATURE/FRAME		1	NODE CAPABIL	ITY	
CSMAEN (CSMA enable:1)	0 or 1	0 or 1	0 or 1	0	No TX
CRCSZ (CRC 2 bytes: 1, none: 0)	1 (or 0)	0 or 1	0 or 1	0 or 1	0 or 1
AUTOACKEN (Auto-ACK enable:1) <sup>(3)</sup>	0 or 1	0 or 1	0 (or 1 <sup>(1)</sup> )	0	0, ignore 1
Retransmission capability	Yes	Yes	No	No	No
Buffer Handling	1 RX, 1 TX	1 RX, 1 TX	2 TRX	2 TX	2 RX
With IEEE 802.15.4 Frames, capability to:	TX, RX	RX (TX) <sup>(4)</sup> (bridging)	discard	n/a	discard
With Proprietary Non-Streaming Type of Frames (Repeat:0/1), capability to:	discard	TX, RX	Repeat if Repeat = 1	n/a	discard
With Proprietary Streaming Type of Frames, capability to:	discard	RX (sets on RX- Streaming)	discard	ΤX	RX
Security Processing	Available	Available	None	available but	t impractical
Channel Agility Support for ACK-ing	No	Yes	n/a	n/a	n/a
PHY-features			Same for all		
Available Data Rates	All <sup>(2)</sup>	All	All	All	All
On-the-fly receiver rate adaptation	Yes	Yes	Yes	Yes	Yes
DSSS	Yes	Yes	Yes	Yes	Yes

#### TABLE 4-2: SUMMARY OF NODE CONFIGURATION OPTIONS

**Note 1:** Proprietary frames requesting both Acknowledge and repeat are not recommended if any of the repeaters has AUTOACKEN = 0, and vice versa. Setting all of these may cause issues.

**2:** Although 250 kbps is the only data rate that ensures compliance to the IEEE 802.15.4 standard, however as an extension, the other data rates can also be used with the standard MAC format, which may be easier to integrate with the legacy software.

- **3:** CRCSZ = 0 has no practical use in Standard-Format mode. If CRCSZ = 0 then AUTOACKEN = 0 and RXFILTER = 0x00 is required.
- 4: Acknowledge sending is solved. To send a frame, the transmitter changes FRMFMT for the sending.

<sup>© 2015</sup> Microchip Technology Inc.

		CON1 (MAC CONTRO				ADDRESS: 0x1			
	R/W-00	R/W-001		R/W-1	R/W-0	R/W-0			
TRX	MODE<1:0>	ADDRSZ<2	2:0>	CRCSZ	FRMFMT	SECFLAGOVR			
bit 7						bit (			
	D. Deedekle ki				-l (0)				
<b>∟egena:</b> -n = Value	R = Readable bit	: W = Writable bit '1' = Bit is set	•	mented bit, rea		2011/2			
r = Reser		I = DILIS SEL	'0' = Bit is cle	aleu	x = Bit is unk	nown			
	veu								
bit 7-6	TRXMODE<1	:0>: TX/RX Mode Select	Field bits						
	11 = Reserve	d							
	MODE =	a <i>ming mode.</i> In this mod = 10, RXEN is cleared. on. Access to 0x37F thro	SPI addresses (	0x200 to 0x27	F access Buffe				
	= 01, TX access E	aming mode. In this mode (ST and TXENC/RXDEC Buffer 1 or Buffer 2 in alter are automatically discard	bits are cleared a mation. In this mo	and RXEN is se de, Proprietary	et. SPI address mode packets	es 0x300 to 0x383 other than stream			
	00 = Packet mode. In this mode, Buffer 1 is used as a transmit and Buffer 2 is used as a receive pa buffer. SPI addresses from 0x200 to 0x27F access Buffer 1. SPI addresses 0x300 to 0x383 acc Buffer 2. TRXMODE = 00 is mandatory when FRMFMT = 0.								
bit 5-3	ADDRSZ<2:0	ADDRSZ<2:0>: Source/Destination Address Size Field bits <sup>(1, 2)</sup>							
		e Source and Destination sing IEEE 802.15.4 frame		oprietary packe	et. Note that this	field has no effec			
	111 = 8 octets 110 = 7 octets 101 = 6 octets 100 = 5 octets 011 = 4 octets 010 = 3 octets 001 = 2 octets 000 = 1 octet	6 6 6 6							
bit 2	CRCSZ: CRC	Size bit							
	This bit indica	tes the size of the CRC f	ield in each pack	et.					
	1 = 2  octets								
bit 1		C Frame Format Adopte	d by the Network	( bit(3)					
		nines the frame format us							
	1 = Proprietar								
bit 0		R: Security Flag Override							
	The user can	override security flags uses the standard (2003/20	sed in the CCM-	CTR, CBC-MA	C and CCM op	eration, otherwise			
Note 1:		ess occurs when the corre		Prsnt/SAddrPrs	nt bits of the pa	cket Frame Con-			
2:	Use the ADDRSZ	field while receiving and	transmitting, and	must not be mo	odified while RX	EN or TXST is se			
3:	Use the FRMFM	field while receiving and this register bit is used to	transmitting, and	must not be mo	dified while RX	EN or TXST is set			

DS70005023C-page 100

## 4.5 Protocol Selection and Constraints

Applications typically fall into two categories:

- Category 1: Standard compliant operation is required exclusively
- Category 2: Standard compliant operation is not required, capability to form a gateway to standard network is sufficient:
  - Green-field development. Proprietary MAC framing is optimal.
  - Legacy software is better served when the standard MAC frame format is applied, although the network is not required to use IEEE 802.15.4 standard modulation formats over the air.

In category 1, the Proprietary Features are not used. The constraints listed in Table 4-3 must be applied. A significant limitation is that IEEE 802.15.4 only allows using a single air-data-rate, 250 kbps.

In category 2, these constraints are relieved and the network may either adopt the proprietary (FRMFMT = 1) or the IEEE 802.15.4 MAC (FRMFMT = 0) frame formats which fits better with the conditions. In either options, the network can use all the air-data-rates. A gateway to a standard network is formed through Bridging, see **Section 8.0 "Bridging"**. The Physical Layer Configuration is described in **Section 9.0** "**Physical layer Functions"**.

Parameter Description	Register Field	Default on Reset	IEEE 802.15.4™ constraint/recommendation
Frame Format	FRMFMT	0	0 (std. frame format)
Buffer Handling	TRXMODE	00	00 (Packet mode)
Sender Data Rate	DR<2:0>	011	011 (TX 250 kbps)
Receiver Data Rate Reject Filter (otherwise data rate is adapted on-the-fly, per frame)	RATECON<7:2>	000000 (all enabled)	111101 (only enable: RX 250 kbps, SFD = 0xA7)
FCS (CRC) size (0 or 2 bytes)	CRCSZ	1	1 (2 byte CRC appended)
Frame rejection on CRC mismatch	CRCREJ	1	1 (CRC match enforced)
Frame rejection filter	RXFILTER<7:0>	0x7F	0x40 (frame rejection only on CRC mismatch)
Duplicate Rejection	IDENTREJ	0	1 (discard duplicates)
Automatic Acknowledge Handling (send/receive)	AUTOACKEN	0	1 (Auto ACK enabled)
Base time units applied by TXACKWAIT and RXACKWAIT	BASETM<4:0>	00010 (2 μs)	10000 (must be a divisor of 16 µs)
Wait duration (in base units) before Acknowledge sending (by the data frame recipient)	RXACK- WAIT<7:0>	0x60	0x0C (must be >= 192 μs)
Time-out duration (in base units) for Acknowledge reception (by the data originator)	TXACKTO<7:0>	0x80 (256 μs)	0x36 (must be >= 864 µs)
CSMA medium access enabled	CSMAEN	1	1 (CSMA enabled)
CCA Mode (energy vs. carrier)	CCAMODE <sup>(1)</sup>	01	01 (4 options allowed)
CCA Measurement Duration	CCALEN <sup>(1)</sup>	01	10 (128 μs)
CCA Energy Threshold	EDthreshold <sup>(1)</sup>	0x32 (-88 dBm)	0x46 (-78 dBm; must be <-75 dBm
Energy Detect Mode (1: 128 us, 0: variable dura- tion)	EDMODE <sup>(1)</sup>	0	0 (EDLEN applies)
Energy Detect Duration	EDLEN <sup>(1)</sup>	0xE	0xE (15.360 ms; must be repeated multiple times)

#### TABLE 4-3: THE IEEE 802.15.4™ STANDARD CONSTRAINTS

Note 1: For more information on Physical Layer Configuration, see Section 9.0 "Physical layer Functions".

**Note:** "Proprietary" is not equivalent to "full-custom". The LENGTH field and Frame Control field must be used as described. (The transmitter processing of the FrameCtrl.SecEn bit cannot be disabled.) The payload portion can still carry customized management information that is processed in software. It is recommended that FRMFMT = 1 be used with NSTDREJ = 1 if a gateway is not required.

© 2015 Microchip Technology Inc.

#### 4.6 Frame-On-Air/Air-Data-Rate


In the Originator of the frame, FRMFMT and DR<2:0> select the air-data-rate and the frame format. The PRMBHLD bit indefinitely holds out the preamble. For more information on register definitions, refer to Register 4-2.

The recipient of the frame can receive the frame formats that FRMFMT and RATECON<7:2> selects.

FIGURE 4-7: FRAME-ON-AIR/AIR-DATA-RATE

The Recipient sends the Acknowledge using the same frame format as the acknowledged frame, except for the agility, see **Section 7.1 "Channel Agility"**. The Originator must set RATECON<7:2> adequately to receive the ACK frame.

RATECON<1> selects between Legacy and Optimal PHY frame format. This is set independently from the rate or the MAC protocol using the MAC operation.



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV
bit 7							bit
Legend: R	= Readable bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	own
r = Reserved							
bit 7	<b>DIS2000:</b> Disa	able 2 Mbps Fi	rame Receptio	on bit			
		•	•	rames is disable	ed.		
bit 6	<b>DIS1000:</b> Disa	able 1 Mbps Fi	rame Receptio	on bit			
	If this bit is se	t, then reception	on of 1 Mbps fr	ames is disable	ed.		
bit 5	DIS500: Disal	ble 500 kbps F	rame Reception	on bit			
	If this bit is se	t, then reception	on of 500 kbps	frames is disab	led.		
bit 4	DIS250: Disal	ble 250 kbps F	rame Reception	on bit			
	If this bit is s disabled.	set, then rece	ption of 250 k	obps frames wit	th non-standa	rd-compliant SF	D patterns i
bit 3	DISSTD: Disa	able IEEE 802.	15.4 complian	t Frame Recept	ion bit		
	If this bit is s disabled.	et, then recep	ntion of 250 kt	ops frames with	IEEE 802.15	.4 compliant SF	D patterns i
bit 2	DIS125: Disal	ble 125 kbps F	rame Reception	on bit			
	If this bit is se	t, then reception	on of 125 kbps	frames is disab	led.		
bit 1	OPTIMAL: Op	otimized Prear	nble Selection	bit			
	When this bit	is set, then op	timized pream	ble is used inste	ead of legacy.		
	1 = Optimized 0 = Legacy pr						
bit 0	PSAV: Power	-Save Mode S	election bit				
	is turned on w	hen a sudden a	and significant		/THR<3:0>) is	d the receive sig detected in the s	•
	1 = Power-Sa 0 = Hi-Sensiti						

				•		ADDRESS: 0x1
	R/W-00			RW-1	R/W-0	R/W-0
TRX	MODE<1:0>	ADDRSZ<	2:0>	CRCSZ	FRMFMT	SECFLAGOVR
bit 7						bit (
Legend:	R = Readable bit	W = Writable bit	U = Unimpler	nented bit, rea	id as '0'	
n = Value	e at POR	'1' = Bit is set	'0' = Bit is cle	ared	x = Bit is unk	nown
r = Reser	ved					
oit 7-6	TRXMODE<1:	0>: TX/RX Mode Selec	t Field bits			
	11 = Reserved					
		ming mode. In this mod				
		10, RXEN is cleared.				er 1 or Buffer 2 i
		on. Access to 0x37F thro ming mode. In this mode	Q			
		ST and TXENC/RXDEC				
		uffer 1 or Buffer 2 in alte				
		re automatically discar				
		ode. In this mode, Buffe sses from 0x200 to 0x2				•
		DDE = 00 is mandatory			ses 0x300 to 0/	
oit 5-3		Source/Destination A				
		Source and Destination			et. Note that thi	is field has no
	effect on the pr	ocessing IEEE 802.15.				
	111 = 8 octets					
	110 = 7 octets 101 = 6 octets					
	100 <b>= 5 octets</b>					
	011 = 4 octets					
	010 = 3 octets					
	001 = 2 octets 000 = 1 octet					
bit 2	CRCSZ: CRC	Size hit				
		es the size of the CRC f	ield in each nacke	۰t		
	1 = 2 octets					
	0 = 0 octet					
bit 1		C frame format bit adop	-			
		iines the frame format u	ised in the networ	k.		
	1 = Proprietary 0 = IEEE 802.1	, 15.4 standard complian	t.			
bit 0		R: Security Flag Overric				
		override security flags u s the standard (2003/20		TR, CBC-MAC	C and CCM ope	erations, otherwise
Note 1:	Zero-length addre trol field are set to	ss occurs when the corr	esponding DAddrf	Prsnt/SAddrPrs	ont bits of the pa	cket Frame Con-
2:		d while receiving and tra	nsmitting, and mu	st not be modif	ied while RXEN	or TXST is set.
3:	Use FRMFMT field	d while receiving and tra register bit is used to d	nsmitting, and mu	st not be modif	ied while RXEN	or TXST is set. Ir

DS70005023C-page 104

R/W-0	R/W-0	R/W-11	R/W-0		R/W-001	
RNDMOD	AFCOVR	RXGAIN<1:0>	PRMBHOLD	Р	RMBSZ<2:0>	
bit 7						bit
Legend:	W = Writable			U = Unimplemented bi		
-n = Value at	-	'1' = Bit i	s set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved						
bit 7	RNDMOD: F	Random Modulati	on bit			
		et, the transmitte			or MSK chips if PRMBHOL	D bit i
bit 6	AFCOVR: A	FC Override bit				
	If this bit is s	et, the receiver u	ses CFOMEAS	Fregister as the CFO in	reception.	
bit 5-4	RXGAIN<1:	0>: Receiver Gai	n Register Fiel	d bits		
		et, the AGC oper etween three diff			e receiver radio gain Config	juratic
	11 = AGC o 10 = High ga 01 = Middle 00 = Low ga	gain	ed (default valu	le)		
				rposes. To reduce the re n the MAC is in Streamin	quired interframe-gap, the R g mode.	RXGAI
bit 3	PRMBHOLD	: Preamble Hold	Enable bit			
	Effect: Appe	nds extra bytes to	o the transmitte	ed preamble in endless	repetition until it is cleared.	
	and the regis When this fla	ster OPTIMAL de	termine the app transmission o	propriate preamble byte	shing the preamble. The D and applies the modulation yte is completed followed by	forma
		endless preamble stop endless prea		n		
bit 2-0	PRMBSZ<2	:0>: Preamble Si	ze Adjustment	Field bits		
	Enables adju	usting the transm	itted preamble	length when OPTIMAL	= 1. Encoding:	
	500 kbps pre	eamble length = (	PRMBSZ<2> ·	+ 4) units, where unit = <sup>2</sup>	6 μs (1 octet at 500 kbps)	
	1 Mbps prea	mble length = (P	RMBSZ<1:0> ·	+ 8) units, where unit = 4	↓ µs (1 octet at 2 Mbps)	
	2 Mbps prea	mble length = (P	RMBSZ<1:0> ·	+ 8) units, where unit = 4	↓ µs (1 octet at 2 Mbps)	
	This register	field door not of	fact the Logac	r frames and 125/250 kt	one ontimized frames	

## 4.7 Security Suites

MRF24XA provides extensive hardware support for security suites defined in 802.15.4-2003/2006 standard. The security suites are based on the AES-128 block cipher transformation. Block ciphers are ciphers that work on a plaintext block of a fixed length to produce a ciphertext block of the same length. Given a particular Key (K), there is a 1-to-1 correspondence between the Plaintext Block (P) and the Ciphertext Block (C).

• Encryption operation:  $C_i = EK(P_i)$ 

Ciphertext block (*i*) is produced by Encrypting Plaintext block (*i*) using key K.

• Decryption operation:  $P_i = DK(C_i)$ 

Plaintext block (*i*) is produced by Decrypting Ciphertext block (*i*) using key K.

#### 4.7.1 ELECTRONIC CODE BOOK MODE (ECB)

The simple usage of the block cipher is known as ECB mode. There are several issues in using a block cipher in ECB mode to encrypt data. Each plaintext block is encrypted to the same ciphertext block and it is possible to associate the ciphertext block with an event without knowing that the plaintext block itself. To trigger the event, user can resend the ciphertext block, a process known as Replay Attack. In addition, most block cipher algorithms in ECB mode do nothing to scramble repetitive data, making the plaintext block reversible from the ciphertext block.

## 4.7.2 COUNTER MODE (CTR)

In CTR mode, each chipertext block is produced by XOR'ing, the plaintext block with the encrypted version of a counter input. The initial value of the counter serves as the Initialization Vector (IV) for the message block, and may be changed for each message block. Although the term "counter" is used, this does not mandate the use of a true counter. An easy-to-compute function, which is practically non-repeating (at least for a long time) may be used. CTR mode may be 100% parallelized for both encryption and decryption.

802.15.4-2003 defines CTR mode as follows:

 $CTR_0 = 0$ 

Loop on each 16 byte block of plaintext

 $C_i = P_i \text{ xor } EK(\{ENCFLAGS, SECNONCE, CTR_i\})$   $CTR_{i+1} = CTR_i+1$ End Where, *ENCFLAGS* is defined by the standard (0x82), *SECNONCE* is defined in the standards and CTRi is a 2 byte block counter. If the last block of the plaintext is not 16 byte, it is zero-padded and only the required number of MSB bytes is used in the XOR operation. The host can override ENCFLAGS field when the SECFLAGOVR bit in MACCON1 register is enabled, and the new flags through SECENCFLAG register is set. The host can overwrite the SECNONCE register anytime through SECNONCE1..13 registers.

802.15.4-2006 does not define CTR mode.

#### 4.7.3 CIPHER BLOCK CHAINING MODE (CBC)

In CBC mode, each plaintext block is XOR'ed with the result of the previous block encryption operation before being encrypted. In this way all plaintext blocks depend on the previous block, making it difficult to remove, add or change individual blocks without detection. In addition, the encryption for the first block is performed using XOR of the plaintext block and an Initial Value (IV). This initial value changes for each message, making it more resistant to Replay Attacks.

MRF24XA does not support CBC mode.

#### 4.7.4 CIPHER BLOCK CHAINING MESSAGE AUTHENTICATION CODE MODE (CBC-MAC)

A CBC-MAC protects the authenticity of a message, and therefore implicitly its integrity. The algorithm takes the variable length input message and a secret key, and produces a MIC TAG (MIC and MAC terms are often used interchangeably). Any change to the content of the message results in a change of the MIC tag, which guarantees the integrity of the message. As the same message with a different secret key also produces a different MIC tag, a MAC mode also provides protection of authenticity.

802.15.4-2003 defines CBC-MAC mode as follows:

 $P = \{LENGTH, MACHDR, MACPAYLOAD\}$ 

 $O_l = EK(P_l)$ 

Loop on each 16 byte block of plaintext

 $O_i = EK(P_i \text{ xor } O_{i-1})$ 

End

 $\it MICTAG$  is the leftmost M bit of  $\rm O_{end}$ 

Where *LENGTH* is the number of bytes to be authenticated (MAC header and payload).

802.15.4-2006 does not define CBC-MAC mode.

### 4.7.5 AUTHENTICATE AND ENCRYPT BLOCK CIPHER MODE (CCM\*)

This mode is a combination of CTR mode (encryption) and CBC-MAC mode (authentication). Initially, CBC-MAC is applied to compute the MIC tag. CTR mode (encryption) is only performed on a selected portion of the authenticated message and the MIC tag. Different combination of authentication and encryption are formed.

802.15.4-2003/2006 defines CCM\* mode as follows:

P = {AUTHENTICATION FLAG, NONCE, LENGTH, MAC-HEADER, MACPAYLOAD}

$$O_I = EK(P_I)$$

Loop on each 16 byte block of plaintext

$$O_i = EK(P_i \text{ xor } O_{i-1})$$

End

MICTAG is the leftmost M bit of O<sub>end</sub>

AUTHENTICATION FLAG: Reserved || Adata || M || L

## 4.8 Buffer Processing in Non-Secured Sending

General Frame processing as shown in Figure 4-8, applies when AUTORPTEN = 0. Unsecured frame (SecEn = 0) is not an Acknowledgement and CRCSZ = 1. Acknowledgement is transmitted or received by software (AUTOACKEN = 0) and CRCSZ = 1 (ACK may contain piggyback data in the payload, at the discretion of the host software).

In Figure 4-8, note the following:

- Transmit buffer is the buffer starting at 0x200, whereas the Receive Buffer is the buffer starting at address 0x300 (this also applies for Streaming mode).
- In the Transmit Buffer, FCS is automatically appended to the frame, and the LENGTH field is also automatically incremented.
- The Receive buffer holds the FCS appended frame, and the according LENGTH. RSV is appended to the frame. Note the ordering of the RSV fields. RSV appending does not affect the LENGTH field.

The following cases are not described in this data sheet:

- Processing of secured frames (SecEn = 1) is presented in Section 5.3 "Security Material".
- When AckReq = 1 (implying TXRXMODE = 00, CRCSZ = 1), then the Acknowledge frame is generated or accepted on-the-fly: without writing or reading the buffers (If CRCSZ = 0 then the CRC appending does not take place and Acknowledge is always processed by software: AUTOACKEN = 0).
- Repeater mode is described in Section 7.3 "Auto-Repeater".

IGURE 4-8: GEN	IERAL FRA	AME PR	OCESSIN	IG	
TX buffer loaded:	Length	MHR	Payload	]	/LENGTH up to payload
TXST set by host					/LENGTH up to CRC
TX buffer processed:	Length	MHR	Payload	CRC	/ if CRCSZ = 1 in Transmitter
RXIF interrupt received, RX	(BUFFUL is s	et. (RSV a	ppending er	abled in: RXCON2)	
RX buffer holds	Length	MHR	Payload	CRC RSV	/LENGTH up to CRC
	<u> </u>				/ if CRCSZ = $1$ in Receiver
		Ν	AC Frame		

### 4.9 Frame Transmission in Packet Mode




FIGURE 4-9: TRANSMITTER PROCESSING IN PACKET MODE

DS70005023C-page 108

<b>REGISTER 4-</b>	5: TXCC	ON (TRANSN	IIT CONTROL R	EGISTER)	ADDRESS: 0x12
R/W/HC-0	R/W-0	R/W/HC-0	R/HS/HC-1	R/W-1	R/W-011
TXST	DTSM	TXENC	TXBUFEMPTY	CSMAEN	DR<2:0>
bit 7					bit 0
Levendi D -	D		1.11		wheel hit meet as (O)

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

### bit 7 **TXST:** Transmit Start bit

1 = Starts the transmission of the next TX packet(1, 2).

- 0 = Termination of current TX operation, which may result in the transmission of an incomplete packet Hardware clear:
- After the packet is successfully transmitted (including all attempted retransmissions, if any), the hardware clears this bit and sets the TXIF and IDLEIF.
- If the packet transmission fails due to a CSMA failure, then this bit is cleared, and TXCSMAIF is set.
- If Acknowledge is requested (AckReq bit field in the transmitted frame is set) and not received after the configured number of retransmissions (TXRETMCNT), then TXST bit is cleared and a TXACKIF is set.
- In TX-Streaming mode (TRXMODE), TXST is set even when it is already set, resulting in a
  posted start. When the current TX operation completes, the posted start immediately starts
  afterward. Clearing of the TXST bit clears both the current and the posted (pending) TX starts.
  TXOVFIF is set when TXST = 1, a posted start is present and a Host Controller write to the
  packet buffer occurs. Outside of TX-Streaming mode, writes to TXST when TXST is already set
  is ignored.

Clearing this bit aborts the current operation in the following cases:

- When transmitting a packet in Packet mode or in TX-Streaming mode
- When waiting for an ACK packet after a transmission
- During the CSMA CA algorithm
- When transmitting a repeated frame

This field is read at any time to determine if the TX operation is in progress.

- bit 6 DTSM: Do Not Touch Security Material bits<sup>(2)</sup>

   = Device do not change the security material configured by the host MCU
   = Device tries to configure the security material related registers
   MCU must fill the following registers: SECNONCE, SECHDRINDX, SECPAYINDX and SECEND-INDX.

   bit 5 TXENC: TX Encryption
   Setting this bit starts TX security processing (authentication or encryption, or both) of the packet in the buffer it was last written. TXENC is cleared and TXENCIF is set when the processing is complete. TXENC must be issued when NWK layer security must be processed. 802.15.4-2003/2006 MAC layer security operation is automatically performed when TXST bit is set. This field must not be modified while TXST is set.
- **Note 1:** Transmission may include automatic security processing, CRC appending, CSMA-CA channel access, Acknowledge reception and retransmissions depending on the register Configuration and the Frame Control field of the frame to be transmitted.
  - **2:** Setting TXST bit in either Sleep/RFOFF state, device transits to TX state for packet transmission.

<sup>© 2015</sup> Microchip Technology Inc.

#### REGISTER 4-5: TXCON (TRANSMIT CONTROL REGISTER) (CONTINUED)

ADDRESS: 0x12

#### bit 4 **TXBUFEMPTY:** TX Buffer Empty bit

TXBUFEMPTY = 1 indicates that the host MCU can safely start writing a new frame to the buffer without overwriting any content that is in use. Writing a single byte to the buffer causes this bit to be cleared. TXBUFEMPTY = 0 does not prevent the host from writing further bytes to the buffer. TXBUFEMPTY is set by the device when transmission is complete.

1 = MCU can safely start writing a new frame to the buffer

0 = Buffer is full, or being written to

#### When TRXMODE = 00:

(PACKET) mode is configured then TXBUFEMPTY is set at the same time as TXST is cleared. An interrupt is also generated. Therefore, this bit provides no extra information.

#### When TRXMODE = 10:

(TXSTREAMING) mode is configured then TXBUFEMPTY is set at the same time as one of the buffers becomes free, while TXST may be set. Therefore, the host MCU uses TXBUFEMPTY to ensure that it can start loading the next frame to the buffers without overwriting a packet being sent (TXOVFIF).

bit 3 CSMAEN: CSMA-CA Enable bit

This bit enables CSMA-CA algorithm before transmission.

- 1 = CSMA-CA enabled
- 0 = CSMA-CA disabled
- bit 2-0 DR<2:0>: Transmit Data Rate Field bits
  - 111 = Reserved 110 = 2 Mbps 101 = 1 Mbps 100 = 500 kbps 011 = 250 kbps 010 = 125 kbps 001 = Reserved 000 = Reserved When transmittir

When transmitting an Auto-ACK frame with Adaptive Data Rate in response to a received frame, the AckDataRate field in the received frame automatically determines the data rate of the PHY, and not by this Register field. In all other cases, use this Register field as the current PHY data rate when transmitting.


The PHY determines the data rate for all received frames regardless of this Register field and the Adaptive Data Rate Configuration. For more information, refer to Register 4-2.

- **Note 1:** Transmission may include automatic security processing, CRC appending, CSMA-CA channel access, Acknowledge reception and retransmissions depending on the register Configuration and the Frame Control field of the frame to be transmitted.
  - 2: Setting TXST bit in either Sleep/RFOFF state, device transits to TX state for packet transmission.


R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF
bit 7							bit (
Legend: R =	Readable bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
r = Reserved		HC = Hardwa	re Clear	HS = Hardwar	re Set		
bit 7	The current hardware ger by SPI read.	nerated ACK pa	TXST) his su acket is transm	ccessfully com hitted or when a	npleted. This e a packet is repe		
bit 6		ansmit Encodin					
					nted, or both wi cleared. Nonpe		
bit 5	TXMAIF: Transmitter Medium Access Interrupt Flag bit						
				essed, specificated for the second seco	ally when the fi d.	rst sample in th	ie preamble i
bit 4	TXACKIF: Tra	ansmission Una	acknowledged	Failure Interrup	ot Flag bit		
	mission retrie	s RETXMCNT	<3:0>, provide		r the configured ame Control fie		
bit 3	TXCSMAIF: 7	ransmitter CSI	MA Failure Inte	errupt Flag bit			
	•			channel busy for tent, cleared by	or BOMCNT<2: y SPI read.	0> number of ti	mes, provide
bit 2	TXSZIF: Tran	smit Packet Siz	ze Error Interru	ipt Flag bit			
					and CRC) is fou persistent, clear		
bit 1	TXOVFIF: Tra	ansmitter Overf	low Interrupt F	lag bit			
		ntroller attemp , cleared by SF		a TX buffer tl	hat was not e	mpty (TXBUF	EMPTY = 0)
bit 0	FRMIF: Fram	e Format Error	Interrupt Flag	bit			
	Set if the trans corrupted in d		fails to parse	the frame in the	e buffer (it is no	t as it must be	or it is

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
TXSFDIF	RXSFDIF	ERRORIF	WARNIF	EDCCAIF	GPI02IF	GPI01IF	GPI00IF
bit 7		_					bit C
Logond: P	= Readable bit	W - Writable	hit		nented bit, read	as 'O'	
-n = Value at l		'1' = Bit is set	UIL	$0^{\circ} = \text{Bit is clear}$		x = Bit is unkr	NOWD
r = Reserved	ÖN	HC = Hardwa	are Clear	HS = Hardwar		X Bit lo unit	
bit 7	TXSFDIF: Tra	insmit SFD Ser	nt Interrupt Flag	g bit			
	Set by the dev SPI read.	vice when the I	ast sample of	the SFD field is	s sent into the a	air. Nonpersiste	ent, cleared by
bit 6	RXSFDIF: Re	ceive SFD Det	ected Interrupt	Flag bit			
	Set by the dev read.	vice when the S	SFD field of the	e received fram	e is detected. N	Nonpersistent, o	cleared by SF
bit 5	ERRORIF: General Error Interrupt Flag bit						
	Set by the dev	vice, when mal	function state is	s reached.			
bit 4	WARNIF: War	rning Interrupt	Flag bit				
	Set by the dev	vice when one	of the following	occurred:			
	Battery volta	age drops belo	w the threshold	d given by BAT	MON<4:0>		
		pin 28 is missi	•				
bit 3		ergy Detect/C					
					ent is complete d the device is		
	Nonpersistent	. Cleared by S	PI read.				
bit 2	GPIO2IF: GPI	IO2 Interrupt FI	ag bit				
		evice if the GP input and the le			ormal operatio	n, the GPIO is	s enabled and
bit 1	GPIO1IF: GPI	IO1 Interrupt Fl	ag bit				
	•	evice if the GP input and the le	•		ormal operatio	n, the GPIO is	s enabled and
bit 0	GPIO0IF: GPI	IO0 Interrupt Fl	ag bit				
		evice if the GP input and the le			ormal operatio	n, the GPIO is	s enabled an

# 4.10 Frame Reception in Packet Mode



<sup>© 2015</sup> Microchip Technology Inc.



DS70005023C-page 114

**Preliminary** 

© 2015 Microchip Technology Inc.

<b>BAA46 - 5 - 5</b>							-
R/W/HC/HS-0	R/W-0	R/W/HC-0	R/W-1	R/W-1	R/W-1	RW-1	R-0
RXEN	NOPA	RXDEC	RSVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r
bit 7							bit (
Legend: R = F		W = Writable		-	ented bit, read a		
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
r = Reserved		HC = Hardwa		HS = Hardwar	e Set		
bit 7	This bit Enab this bit cause 1 = RX enabl 0 = RX disabl Hardware cle • Cleared wh • Set when T Clearing this • Receiving a Changes to n The clear cha device turns t <b>NOPA:</b> No Pa	s that packet to ed ar/set when: en TRXMODE RXMODE is so bit aborts the c a packet in Pac nost RX related nnel assessme he radio into RX arsing bit	e packet recept be discarded. is set to TX-S et to RX-Strear urrent operation ket mode or in settings must nt (CSMAEN) a X when needed	treaming mode ning mode n in the followir RX-Streaming be only done w and ACK-frame r I, irrespective of	-	ared. t require RXEN RXEN bit.	= 1 as the
bit 5	Setting this bi received pack 1 = RX secur 0 = RX secur	acket parsing Decryption bit t starts RX sec ket.	started/in proce	ess. RXDECIF o	on or decryption, or RXTAGIF is se		last
bit 4	<b>RSVLQIEN:</b> If this bit is set 1 = Append L	Receive Status t, the measure	Vector LQI En d Link Quality	able bit	er the received fr	ame in the pacl	ket buffer
bit 3	RSVRSSIEN If this bit is se 1 = Append F	Receive Statu t, the measure	is Vector RSSI d RSSI is appe		received frame ir	n the packet buf	fer.
bit 2	If this bit is se appended aft FRMFMT and 1 = Append C	et, Channel, MA er the received DR<2:0> (cor Channel, MAC t	AC type and Da frame in the p ncatenated in t type and Data	ata Rate configu acket buffer, us his order when	/Data Rate Enab irations used with ing the encoding most significant b ds	the received fr specified for Cl	H<3:0>,
bit 1	If this bit is service of the servic		d Carrier Frequ t buffer, using t	uency Offset of	the received fram ing as CFOMEA		after the

## REGISTER 4-9: RXCON2 (MAC RECEIVE CONTROL 2 REGISTER)

#### ADDRESS: 0x16

R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
bit 7	•		•				bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
r = Reserved		

### bit 7 **RXBUFFUL:** RX Buffer Full bit

Host MCU clears this bit to indicate that the RX packet is processed. If this bit is uncleared before the next valid RX packet is detected (packet is not a duplicate, pass RX filter, and so on), then the device sets RXOVFIF and the buffer content is unmodified, where RXBUFFUL = 1 locks write access by a new frame. Moreover, the host can both read and write to the buffer or perform security processing.

- In TRXMODE = 00 (PACKET) mode:
- 1 = Receive buffer content is yet to be read by the host or processed, and cannot be overwritten by a new frame
- 0 = Receive buffer is free for receiving a new frame
- In TRXMODE = 01 (RXSTREAMING) mode:
- 1 = Current buffer being read from the bus contains a valid RX Packet
- 0 = Current buffer being read from the bus is empty

#### bit 6 **IDENTREJ:** Reject Identical Packet bit

Setting this bit enables the user to reject an incoming packet, in case its source address and sequence number is the same as the previously received packet.

This bit is used whenever a packet is received and ACK is transmitted, but the ACK is never received that the sender resends the TX packet. When this happens, triggers for RXIF is avoided for the second time for the same packet, thus, the second packet is ignored.

This bit is also used when a packet is repeated and the next repeater repeats the same packet back. This packet is received, but ignored.

- 1 = Any packet received with the same source address and sequence number as the last packet successfully received is discarded and RXIDNTIF is thrown
- 0 = Duplicated packets are processed further same as non-duplicated packets
- bit 5 ACKRXFP: ACK RX Frame Pending bit

This read-only Status bit reflects the value of the FrameCtrl (FramePend) bit in the last received 802.15.4 compatible ACK frame.

bit 4 ACKTXFP: ACK TX Frame Pending bit

The value of this bit is transmitted in the FrameCtrl (FramePend) bit slot when the MAC sends an ACK packet in 802.15.4 Compatibility mode.

bit 3 AUTORPTEN: Auto-Repeat Enable bit

If this bit is set, the MAC automatically transmits a packet whenever a packet is received and its Repeat bit is set.

- 1 = Auto-Repeat feature is enabled
- 0 = Auto-Repeat feature is disabled
- **Note 1:** Use ADPTCHEN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.
  - 2: Use ADPTDREN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.

#### REGISTER 4-9: RXCON2 (MAC RECEIVE CONTROL 2 REGISTER) (CONTINUED)

AUTOACKEN: Auto-Acknowledge Enable bit

#### ADDRESS: 0x16

	Setting this bit enables the device to automatically transmit an ACK packet whenever a packet is received and its AckReq bit is set.
	<ul> <li>1 = Automatic Acknowledge processing enabled</li> <li>0 = Automatic Acknowledge processing disabled</li> </ul>
bit 1	ADPTCHEN: Adaptive Channel Enable bit <sup>(1)</sup>
	Setting this bit enables the MAC in Proprietary mode to set the transmitting channel for the ACK packet based on the AckInfo field (Proprietary packet) of the received packet, rather than the CH<3:0> register bits.
	<ul> <li>1 = Adaptive Channel feature is enabled</li> <li>0 = Adaptive Channel feature is disabled</li> </ul>
	This feature is also known as Channel Agility. For more information, see Section 7.1 "Channel Agility".
bit 0	ADPTDREN: Adaptive Data Rate Enable bit <sup>(2)</sup>

Setting this bit enables the MAC in Proprietary mode to set the transmission data rate for the ACK packet based on the AckInfo field (Proprietary packet) of the received packet, rather than the DR<2:0> register bits.

- 1 = Adaptive Data Rate feature is enabled
- 0 = Adaptive Data Rate feature is disabled

This feature is also known as Channel Agility. For more information, see Section 7.1 "Channel Agility".

- **Note 1:** Use ADPTCHEN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.
  - 2: Use ADPTDREN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.

bit 2

<sup>© 2015</sup> Microchip Technology Inc.

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	
RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF	
bit 7							bit (	
•	= Readable bit		oit	-	nented bit, read			
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown	
r = Reserved		HC = Hardwar	e Clear	HS = Hardwa	re Set			
bit 7	RXIF: Receive	ed Successful Ir	nterrupt Flag	g bit				
	Set by the devi	ice when a frame	e passed the	e packet filtering a	nd accepted, ref	er to Register 2	-23. This inter	
	rupt flag is set	only once for a p	acket and is	not set when the previously received	packet is the du			
	Nonpersistent	, cleared by SP	I read.					
bit 6	RXDECIF: Re	ceiver Decrypti	on/Authenti	cation Passed Int	errupt Flag bit			
	Set by the dev read.	vice when decry	ption/authe	ntication finished	without error. N	lonpersistent, c	leared by SF	
bit 5	<b>RXTAGIF:</b> Receiver Decryption/Authentication Failure Interrupt Flag bit							
	Set by the de read.	vice when deci	yption/auth	entication finishe	d with error. N	onpersistent, c	leared by SF	
bit 4	Reserved: Ma	aintain as '0'						
bit 3	RXIDENTIF: F	Received Packe	t Identical I	nterrupt Flag bit				
				duplicate of a re usly received fram		· ·		
bit 2	RXFLTIF: Red	ceived Packet F	iltered Inter	rupt Flag bit				
	-	evice when a p Nonpersistent,		received, but rej SPI read.	jected by one	or more RX F	ilters, refer t	
bit 1	RXOVFIF: Re	ceiver Overflow	Error Inter	rupt Flag bit				
		vice to indicate to treceived, but		et was received, l led instead <sup>(1)</sup> .	but all RX buffe	rs are full. Con	sequently, th	
	Nonpersistent	, cleared by SP	I read.					
bit 0	STRMIF: Rec	eive Stream Tin	ne-Out Erro	r Interrupt Flag bi	t			
				ration specified i the MAC clears t				

Note 1: In Packet mode, use a single buffer for received frames. In RX-Streaming mode, use both buffers for reception.

R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-			
TXSFDIF	RXSFDIF	ERRORIF	WARNIE	EDCCAIF	GPIO2IF	GPIO1IF	GPIO0IF			
bit 7						bit 0				
Legend: R =	Readable bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
r = Reserved		HC = Hardwar	re Clear	HS = Hardwar	re Set					
bit 7			t Interrunt Ele	a hit						
		insmit SFD Ser			as been sent in	to the air				
	2	, cleared by SF	•		as been sent in	lu li le all.				
bit 6				Elag bit						
		FDIF: Receive SFD Detected Interrupt Flag bit by the device when the SFD field of the received frame is detected.								
	2									
bit 5 ERRORIF: General Error Interrupt Flag bit										
	Set by the device, when malfunction state is reached.									
bit 4	-	rning Interrupt I								
	Set by the dev	vice when one	of the following	occurred:						
	Battery volta	age drops belov	w the threshold	d given by BAT	MON<4:0>					
	Resistor on	pin 28 is missi	ng or not conn	ected well						
bit 3	EDCCAIF: En	ergy Detect/CO	CA Done Interr	upt Flag bit						
					ent is complete d the device is					
	Nonpersistent	. Cleared by SI	PI read.							
bit 2	GPIO2IF: GPIO2 Interrupt Flag bit									
		evice if the GP input and the le			ormal operatio	n, the GPIO is	enabled an			
bit 1	GPIO1IF: GPI	IO1 Interrupt FI	ag bit							
		evice if the GP input and the le			ormal operatio	n, the GPIO is	enabled an			
bit 0	GPIO0IF: GPI	IO0 Interrupt FI	ag bit							
	•		•	ster is set to n vith the polarity.	ormal operatio	n, the GPIO is	enabled an			

REGISTER 4-12: PIR2 (PERIPHERAL INTERRUPT REGISTER 2)					AD	DRESS: <mark>0x05</mark>	
R/W/HS/HC-(	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
TXIF	TXENCIF	TXMAIF	TXACKIF	TXCSMAIF	TXSZIF	TXOVFIF	FRMIF
bit 7							bit 0
Legend: F	t = Readable bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	

Leg	ellu. R – Reauable bli		0 – Onimplemented bit, read	145 0
-n =	Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = F	Reserved	HC = Hardware Clear	HS = Hardware Set	

bit 7-1 Out of scope

bit 0 FRMIF: Frame Format Error Interrupt Flag bit

> Set if the transmitter/receiver fails to parse the frame in the buffer (it is not as it must be or it is corrupted in demodulation). For example, reserved values found in the MAC header fields.

Nonpersistent, cleared by SPI read.

# 4.11 Carrier Sense Multiple Access-Collision Avoidance (CSMA-CA)

Carrier Sense Multiple Access-Collision Avoidance (CSMA-CA) is performed before transmitting a packet to increase the odds that the packet is successfully received without interference from other transmitting devices nearby.

When enabled (CSMAEN = 1), the MAC automatically performs CSMA-CS using the underlying Clear Channel Assessment (CCA) operation. CSMA-CA is only performed before transmitting a packet (excluding ACK packets automatically transmitted during Auto-Acknowledge) in Packet and Repeater mode.

### 4.11.1 CSMA-CA CONFIGURATION

Setting the CSMAEN register bit enables CSMA-CA. CSMA-CA is automatically executed when the TXST register bit is set before the packet is transmitted. CSMA-CA is considered part of a transmission operation and it is aborted when the TXST register bit is cleared, and not when the RXEN register bit is cleared.

The following register bits are used in the Configuration of CSMA-CA:

- CSMAEN
- BOMCNT<2:0>
- BOUNIT<7:0>
- MINBE<3:0>
- MAXBE<3:0>

#### 4.11.2 CSMA-CA BACK-OFF ALGORITHM

1. Wait a random number of Base time units between 0 and (2<sup>MINBE</sup>-1) \* BOUNIT<7:0>.

**Note:** If MINBE = 0, the first iteration of the CSMA algorithm performs a CCA operation immediately without any backoff time.

- 2. Perform a Clear Channel Assessment (CCA) operation.
- If CCA fails, then wait for a random number of Base time units between 0 and (2<sup>(MINBE+1)</sup>-1) \* BOUNIT<7:0>.
- Repeat above two steps until CCA passes, incrementing the back-off exponent each time, until the maximum back-off time becomes (2<sup>MAXBE</sup>-1) \* BOUNIT<7:0>, or until the number of attempts is greater than BOMCNT<2:0>.
- If CCA is failed, but the number of attempts is less than BOMCNT<2:0>, keep trying with a back-off time of (2<sup>MAXBE</sup>-1) \* BOUNIT<7:0> Base time units until the number of attempts is greater than BOMCNT<2:0>, or CCA passes.
- 6. If CCA still fails, the TX CSMA Error event is generated.

MRF24XA automatically controls an external LNA if enabled.

-n = Value at POR

#### REGISTER 4-13: TMRCON (TIMER CONTROL REGISTER)

'1' = Bit is set

ADDRESS: 0x19

x = Bit is unknown

R/W-100	R/W-00010
BOMCNT<2:0>	BASETM<4:0>
bit 7	bit 0
<b>Legend:</b> R = Readable bit W = Writable	bit U = Unimplemented bit, read as '0'

r = Reserved		

#### bit 7-5 BOMCNT<2:0>: CSMA-CA Back-off Maximum Count Field bits

The maximum number of back-off attempts that the CSMA-CA algorithm tries before declaring a channel access failure.

'0' = Bit is cleared

111 = Reserved 110 = Reserved 101 = 5 attempts 100 = 4 attempts 011 = 3 attempts 010 = 2 attempts 001 = 1 attempts

#### bit 4-0 BASETM<4:0>: Base Time Field bits

The number of 1 µs clock cycles that a Base time unit represents in all register settings. For more information, see **Section 4.1 "MAC Architecture"**.

# REGISTER 4-14: CSMABE (CSMA-CA BACK-OFF EXPONENT CONTROL REGISTER)

	R/W-0101		R/W-0011
	MAXBE<3:0>	Ν	/INBE<3:0>
bit 7			bit (
Legend: [	R = Readable bit W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a		'0' = Bit is cleared	x = Bit is unknown
r = Reserve			
bit 7-4	MAXBE<3:0>: CSMA-CA Back-off Ma	aximum Count Fields	
	The maximum value of the Back-off e (2 <sup>BE</sup> -1) units.	xponent (BE) is in the CSMA-	CA algorithm. The back-off time is
	1111 = Reserved		
	•		
	•		
	•		
	1001 = Reserved 1000 2 <sup>8</sup> -1 = 255 maximum units of ba	ack-off time	
	•		
	•		
	•		
	0000 2 <sup>0</sup> -1 = No back-off time		
oit 3-0	MINBE<3:0>: CSMA-CA Back-off Mir		
	The minimum value of the back-off ex (2 <sup>BE</sup> -1) units.	ponent (BE) is in the CSMA-	CA algorithm. The back-off time i
	1111 = Reserved		
	•		
	•		
	•		
	1001 = Reserved 1000 $2^{8}$ -1 = 255 maximum units of b		
	$1000 \ 2^{\circ} - 1 = 255 \text{ maximum units of b}$	ack-on time	
	•		
	0000 $2^0$ -1 = No back-off time		

#### REGISTER 4-15: BOUNIT (BACK-OFF TIME UNIT REGISTER)

ADDRESS: 0x1B


BOUNIT<7:0>	
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 7-0 BOUNIT<7:0>: CSMA-CA Back-off Period Unit Field bits

The number of Base time units for the basic back-off time unit used by CSMA-CA algorithm. 11111111 = 256 Base time units





#### 4.12 Clear Channel Assessment (CCA)


Clear Channel Assessment (CCA) is a function within CSMA/CA to determine whether the wireless medium is ready and able to receive data, thus the transmitter can start sending it.

CCA is implemented outside of the MAC. This enables the radio to transmit in the presence of interference from other wireless protocols that operate on the same frequency.

CCA may be performed using either Energy Detection (ED), Carrier Sense (CS), or a combination of both. For more information on register description, see Section 9.6 "Clear Channel Assessment (CCA)" .

#### 4.13 **Condition for Hardware** Acknowledgement

Figure 4-12 illustrates the condition for hardware acknowledgement as examined in Figure 4-9 and Figure 4-11. The AUTOACKEN = 0 case, when Acknowledgement is done by software. Both acknowledgement mechanisms (AUTOACKEN = 0/1) are described for the originator and the recipient.



ACK REQUIREMENT DECISION **FIGURE 4-13:** 

© 2015 Microchip Technology Inc.

<b>REGISTER</b> 4	4-16: RXC	ON2 (MAC R	RECEIVE CO	NTROL REGI	STER 2)	ADE	DRESS: <mark>0x16</mark>
R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
bit 7							bit 0
Legend: R =	= Readable bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own
r = Reserved		HS = Hardwa	re Set	C = Clearable	bit		

#### bit 7-3 Out of scope

#### bit 2 AUTOACKEN: Auto-Acknowledge Enable bit

Recipient of a data frame: If this bit is set, the device automatically transmits an ACK packet whenever a packet is received and its AckReq bit is set.

Originator of a data frame: If this bit is set, the device awaits an ACK packet after the transmission of a packet (and after each retransmissions), and automatically processes the received ACKnowledge packet without writing it to the buffer. Setting this bit is required to enable automatic retransmissions of the device. The host MCU must clear AUTOACKEN to disable the automatic processing of acknowledge frames and enable writing to the buffer.

1 = Automatic Acknowledge processing enabled


0 = Automatic Acknowledge processing disabled

bit 1-0 Out of scope

# 4.14 Acknowledge Sending by Recipient

A TXIF is not generated when an ACK packet completes transmission. However, TXSFDIF and TXMAIF are set.

ACK sending must never use CSMA whether AUTO-ACKEN = 1 or 0.




RXBUFFULL	IDENTREJ	AutoAck	AckReg	Description	
0	0	0	0		
0	0	0	1	No ACK is sent, RXBUFFULL<1	
0	0	1	0		
0	0	1	1	ACK is sent, RXBUFFULL<- 1	
0	1	0	0		
0	1	0	1	Store sequence number and source address (SA + PID) No ACK is sent, RXBUFFULL<- 1	
0	1	1	0		
0	1	1	1	Store sequence number and source address (SA + PID) ACK is sent, RXBUFFULL<- 1	
1	0	Х	Х	No ACK is sent, RXOVFIF<- 1	
1	1	0	0	No ACK is sent, if stored sequence number and source	
1	1	0	1	address match with the received one, then	
1	1	1	0	RXIDENTIF<- 1 otherwise, RXOVFIF<- 1	
1	1	1	1	If stored sequence number and source address match with the received one, ACK is sent and RXIDENTIF <- 1 Otherwise, RXOVFIF<- 1	

# TABLE 4-4: IDENTICAL PACKET REJECTION SCENARIO

# 4.15 Acknowledge Reception by Originator

After the reception of a valid ACK packet (Sequence field matches with transmitted Frame Sequence field), RXSFDIF and TXIF interrupts are generated (the RXIF is not generated while receiving an ACK frame). If the maximum number of retransmissions is reached (TXRETCCNT >= TXRETMCNT), for example, no valid acknowledge received, TXACKIF interrupt is generated.





© 2015 Microchip Technology Inc.

### 4.16 Base Time Units

Writing the BASETM<4:0> register bits selects the desired Base time. Each increment of BASETM<4:0> is equal to 1  $\mu$ s.

The RXACKWAIT<7:0>, TXACKTO<7:0>, BOUNIT<7:0>, STRMTO<15:0> and OFFTM<7:0><sup>(3)</sup> fields are specified in terms of Base time units.

The BASETM<4:0> bits must be unchanged while RXEN = 1 or TXST = 1. The Base time is used in all modes for all types of packets.

Function/Timer	Range of Timer with BASETM<4:0> = 0x01 (1 µs resolution)	Range of Timer with BASETM<4:0> = 0x02 (2 μs resolution)	Range of Timer with BASETM<4:0> = 0x04 (4 μs resolution)
Time to Wait before transmitting an ACK packet (RXACKWAIT<7:0>)	transmitting an ACK packet		0-512 μs
Maximum time to look for an ACK packet before issuing a TX ACK Error or before retransmitting (TXACKTO<7:0>)	0-256 µs	0-512 µs	0-1024 μs
CSMA Backoff Time (0 - (2 <sup>BE</sup> - 1) * BOUNIT<7:0>)	_	BOUNIT<7:0> = 160 <sup>(1, 2)</sup> (320 μs)	BOUNIT<7:0> = 80 <sup>(2)</sup> (320 µs)
BE = 0	—		0
BE = 1	—	0-3	20 µs
BE = 2	_	0-9	60 µs
BE = 3	—	0-2.24 ms	
BE = 4	—	0-4	.8 ms
BE = 5	—	0-9.92 ms	
BE = 6	—	0-20.16 ms	
BE = 7	_	0-40	.64 ms
BE = 8	_	0-81	l.6 ms
RX Stream Timeout (STRMTO<15:0>)	0-65 ms	0-131 ms	0-131 ms
Minimum OFF Time (OFFTM<7:0> * 32) <sup>(3)</sup>	0-8 ms	0-16 ms	0-32 ms

#### TABLE 4-5:BASE TIME UNITS

**Note 1:** The maximum delay that MAC can support is 131 ms. Values outside this range may be set, but results in truncation of the number to one that is less than or equal to 131 ms.

**2:** The value of 320 µs is chosen as it is the value referenced in the 802.15.4-2006 specification. Other values are possible, but may break 802.15.4 compliance.

**3:** Note that the OFFTM<7:0> register is the only timer value that is expressed not directly in BASETM units, but rather is expressed in BASETM \* 32 units.

## 4.17 Initialization sequence

To reach optimal RX and TX parameters, some private register values must be changed after every reset. Note that all results in this document were measured with this initialization sequence.

Initiate HW Reset;

Wait for Ready IF;

MRF24XA\_WriteByte(0xFF, 0x5A);

MRF24XA\_WriteByte(0xB7, 0xC0);

MRF24XA\_WriteByte(0x80, 0x87);

MRF24XA\_WriteByte(0x81, 0x84);

MRF24XA\_WriteByte(0x82, 0x8A);

MRF24XA\_WriteByte(0x83, 0x5E);

MRF24XA\_WriteByte(0x84, 0xA5);

MRF24XA\_WriteByte(0x8A, 0x2B);

MRF24XA\_WriteByte(0x8B, 0x30);

MRF24XA\_WriteByte(0x8C, 0x30);

MRF24XA\_WriteByte(0x97, 0xD0);

MRF24XA\_WriteByte(0xA3, 0x37);

MRF24XA\_WriteByte(0xA5, 0x14);

MRF24XA\_WriteByte(0xAA, 0x54);

MRF24XA\_WriteByte(0xAB, 0x0B);

**Note:** MRF24XA\_WriteByte (unsigned short address, unsigned char value) writes the given value to the selected address.

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

# 5.0 IEEE 802.15.4™ COMPLIANT FRAME FORMAT AND FRAME PROCESSING


Figure 5-1 shows the general MAC header structure. The specific format of the Acknowledge frame is provided in Figure 5-2. The frame buffer is written in the following sequence: (1) LENGTH field byte, (2) Byte 0 of the FrameCtrl field, (3) Byte 1 of the FrameCtrl field, and (4) SEQUENCE.

FIGURE 5-1:	IEEE.802.15.4™ MAC HEADER STRUCTURE


MHR: MAC Header (IEEE 802.15.4™)									
FrameCtrlSequenceDestPIDDestAddrSrcPIDSrcAddrAuxSecHdr(2 octets)(1 octet)(0/2 octets)(0/2/8 octets)(0/2/8 octets)(0/2/8 octets)(0/2/8 octets)									
			Destination	n (0/4/10 o	octets)	Source(0	/2/4/8/10 octe	ets)	
				FrameCtr	1 (IEEE 802	2.15.4)			
		Byte		FrameCtr	1 (IEEE 802	2.15.4)	Byte	1	
7	6	Byte 5		FrameCtr 3	1 (IEEE 802 2:0	2.15.4) 7:6	Byte 5:4	1 3:2	1:0

- Type<2:0>: Indicates the frame type. For more information, see Section 5.1 "Frame Types in IEEE 802.15.4-Compliant Framing Mode".
- SecEn: Security Enable bit. For more information, see Section 5.3 "Security Material" and Section 5.4 "Security Material Retrieval with IEEE 802.15.4 Compliant Frames".
- FramePend: This bit of the ACK frame must be set when ACKTXFP = 1 and the frame being ACK'd is an 802.15.4 Data Request Command Frame (FrameCtrl.Type = 011 AND CMDType = 0x04), and cleared otherwise. CSMA-CA is not performed before sending out ACK packets.
- AckReq: ACK Request. For more information, see Section 4.12 "Clear Channel Assessment (CCA)".
- PIDCmp: PAN Identifier Compare. For more information, see Section 5.2 "Addressing in IEEE 802.15.4 Compliant Framing Mode".
- DAMode: Destination Address Mode. For more information, see Section 5.2 "Addressing in IEEE 802.15.4 Compliant Framing Mode".
- SAMode: Source Address Mode. For more information, see Section 5.2 "Addressing in IEEE 802.15.4 Compliant Framing Mode".

### FIGURE 5-2: IEEE.802.15.4™ ACKNOWLEDGE FRAME STRUCTURE



#### FIGURE 5-3: EXAMPLE: PACKET MODE WITHOUT SECURITY



DS70005023C-page 134

© 2015 Microchip Technology Inc.


Downloaded from: http://www.datasheetcatalog.com/

# Transmitter Side:

1	Description	TX Configuration: SECEN = 0 CSMAEN = 0
	Example	ShortAddress: 0x1A1B PID: 0x2C2D
2	Description	Construct, download unprocessed frame
	Example	$\begin{array}{l} 0C\mid 01\;98\mid A8\mid 2C\;2D\mid FF\;FF\mid 2C\;2D\mid 1A\;1B\mid FF\mid (no\;CRC)\\ Length=12_d+2_d\;(CRC)=14_d=0x0E\\ FrameCtrl=0x01\;0x98=lsb\_0000\_0001\_1001\_1000\;(Data,SEC=0,DA,SA\;Short\\ Addresses,ver2006)\\ Sequence=0xA8\\ SA/DA\;PID=0x2D2C\\ DA=0xFFFF\;(broadcast)\\ SA=0x1B1A\;(unicast)\\ MAC\;Payload=0xFF\\ \end{array}$
3	Description	Set TXST: Launches transmission. CRC is appended. Length is incremented accordingly.
	Example	0E   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   FF   A7 8E CRC: 0xA7 0x8E
4	Description	End of Transmission (No ACK Request, No CSMA): TXIF received. TXBUFEMPTY =

# **Receiver Side:**

1	Description	RX Configuration: SECEN = 0 (NWK), Security Suite
	Example	Address: Don't care.
2	Description	RXSFDIF = 1 unless RXBUFFUL = 1 (If RXBUFFUL= 1 then RXSFDIF = 1; RXOVFIF = 1; no writing to buffer
3	Description	RX Parsing and Filtering when frame reception is complete. If duplicated packet then silently discarded Else if packet filtered then RXFLTIF, Otherwise RXIF = 1 (since SECEN = 0)
	Example	RXFILTER(@0x18) = 0x45
4	Description	RXIF = 1. CRC is not valid for the decrypted frame.
	Example	0E   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   FF   A7 8E  RSVs



### FIGURE 5-4: EXAMPLE: PACKET MODE WITH NKW-LAYER SECURITY

DS70005023C-page 136

## Transmitter Side:

1	Description	Construct, download unprocessed frame									
-	Example	$\begin{array}{l} 12 \mid 01 \; 98 \mid A8 \mid 2C \; 2D \mid FF \; FF \mid 2C \; 2D \mid 1A \; 1B \mid 01 \; 02 \; 03 \; 04 \; 05 \; 06 \mid FF \mid (No \; MIC, \; no \; CRC) \\ \text{Length} = \; 18_d + 4_d \; (MIC-32) + 2_d \; (CRC) = \; 24_d = \; 0x18 \\ \text{FrameCtrl} = \; 0x01 \; 0x98 = \; lsb_0000_0001_1001_1000 \; (SEC = 0, \; DA, \; SA \; Short \; Addresses, \\ \text{ver2006}) \\ \text{Sequence} = \; 0xA8 \\ \text{SA/DA \; PID} = \; 0x2D2C \\ \text{DA} = \; 0xFFFF \; (broadcast) \\ \text{SA} = \; 0x1B1A \; (unicast) \\ \text{Network \; Header} = \; 0x01 \; 0x02 \; 0x03 \; 0x04 \; 0x05 \; 0x06 \\ \text{Network \; Payload} = \; 0xFF \end{array}$									
2	Description	TX Configuration: NWK layer security									
	Example	Security Suite = MIC-32									
-	Description	TX Configuration: Key, Nonce, Payload Index, He	ader In								
	Example	Short Address = 0x1B1A	MRF24XA register content								
		PID = $0x2D2C$ Header Index (@ $0x2B$ ) = $12_d$	0x20	22	33	44	55	66	77	88	1A
		Payload Index (@0x2C) = $18_d$		1B	2C	2D	0C	12	00	00	00
		Key <i> =</i>	MRF24XA register content								
		0x0F0E0D0C0B0A09080706050403020100	0x40	00	01	02	03	04	05	06	07
		Nonce <i> = 0x50 + <i>, i = 012</i></i>	0x48	08	09	0A	0B	0C	0D	0E	0F
			0x50	60	61	62	63	64	65	66	67
				68	69	6A	6B	6C	00	00	00
4	Description	Issue TXENC: Launches CCM authentication and	encryp	otion.							
5	Description	Security Processing Done: TXENCIF = 1, TXENC Optionally, TX buffer is read. Processed Frame Pl security processing or to the calculated expected	RFR is	•	ared	to the	e resu	lt of t	he re	ceive	er
	Example	Expected buffer content: 16   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   01 02 03 04 05 06   46   78 C3 22 32   (no CRC) Encrypted payload (0xFF): 0x46 MIC-32: 0x{78 C3 22 32} CRC: 0xA7 0x8E							RC)		
6	Description	Set TXST: Launches transmission. CRC is append	ded.								
	Example	18   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   0 CRC: 0xA7 0x8E	01 02 0	3 04 (	05 06	46	78 C	3 22	32   .	A7 8	E
7	Description	End of Transmission (No ACK Request, No CSM/	A): TXII	= rece	ived.	TXB	UFEN	/IPTY	= 1		

#### **Receiver Side:**

	<b>D</b> · //					
1	Description	RX Configuration: Security Suite				
	Example	Security Suite = MIC-32				
2	Description If RXBUFFUL is 0 then RXSFDIF = 1					
	-	If RXBUFFUL is 1 then RXSFDIF = $1 \text{ RXOVFIF} = 1$ (no writing to buffer)				
3	Description	RX Parsing and Filtering when frame reception is complete.				
		If packet filtered then RXFLTIF,				
		Otherwise = 1 (Network secured frame received since SECEN = 0)				
	Example	RXFILTER(@0x18) = 0x45				
4	Description	Read RX buffer containing PRFR + CRC. CRC is valid for the encrypted frame and, LQI, RSSI				
		(RSVs) appended to the frame.				
	Example	18   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   01 02 03 04 05 06   46   78 C3 22 32   A7 8E				
		RSVs				
		CRC: 0xA7 0x8E				
5	Description	RXDEC = 1 launches decryption and authenticity checking.				
6	Description	If authenticity is approved (success): RXDECIF = 1. CRC is not valid for the decrypted frame.				
		Otherwise RXTAGIF = 1.				
	Example	1A   01 98   A8   2C 2D   FF FF   2C 2D   1A 1B   01 02 03 04 05 06   FF   78 C3 22 32   A7 8E  6C				
		42				
		RSSI: 0x6C				
		LQI: 0x42				

# 5.1 Frame Types in IEEE 802.15.4-Compliant Framing Mode

The Type<2:0> bit field in FrameCtrl uses the encoding in Table 5-1.

TABLE 5-1: IEEE 802.15.4™ FRAME TYPES

TYPE Field b2,b1,b0	Frame Type	Related Hardware Features
000	Beacon	Beacons are a specific type of broadcast frames. This device does not provide support for MHR-parsing on Beacon frames. Beacon frames are always accepted as valid frames.
001	Data	This is filtered by setting DATAREJ.
010	Acknowledge	Must be generated by the receiver (from SW or HW), if AckReq = 1 in the last received frame, and must contain the same Sequence value. This is generated by hardware (AUTOACKEN = 1). In this case it is not loaded to the TX frame buffer. AUTOACKEN = 1 requires CRCSZ = 1 on both the transmitter and the receiver side.
011	Command	This is filtered by CMDREJ. First byte of payload (Command) is never encrypted. See command encoding in Table 82 in Section 7.3 of IEEE 802.15.4™-2006.
lxx	Reserved	—

If SecEn bit in FrameCtrl is set, the hardware parses the frame to construct the security material (both at sending and after reception). In the case of Beacon frames, it is the responsibility of the host MCU to set the security materials before transmission (TXST) and after reception (RXIF).

For Beacon frames, the Frame Version subfield must be set to '1' if the Security Enabled subfield is set to '1'.

DS70005023C-page 138

REGISTER	AD	DRESS: 0x18							
R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
PANCRDN	CRCREJ	CMDREJ	DATAREJ	UNIREJ	NOTMEREJ	BCREJ	NSTDREJ		
bit 7							bit 0		
Legend: F	R = Readable bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							nown		
r = Reserve	d								
bit 7-6	Out of Scope								
bit 5	CMDREJ: Co	mmand Frame	Reject Enable	e bit					
	Setting this bi	t enables the u	ser to reject al	l packets with F	rameCtrl <type< td=""><td>&gt; equal to Co</td><td>mmand.</td></type<>	> equal to Co	mmand.		
	•	Command pactors Command Fram							
bit 4	DATAREJ: Da	ata Frame Reje	ect Enable bit						
	Setting this bit enables the user to reject all packets with FrameCtrl <type> equal to Data.</type>								
	1 = Reject all 0 = Disable D	Data packets ata Frame Rej	ection						
bit 3-0	Out of Scope								

<sup>© 2015</sup> Microchip Technology Inc.

# 5.2 Addressing in IEEE 802.15.4 Compliant Framing Mode

The Destination Addressing Mode (DAMode) and Source Addressing Mode (SAMode) bit fields of FrameCrtl defines the Address format used in MHR, see Figure 5-1. DAMode subfield encodes the length of the DestPID and DestAddr fields as listed in Table 5-3. SAMode subfield encodes the length of the SrcPID and SrcAddr fields as listed in Table 5-3.

DAMode b1, b0	Destination Addressing Mode	DestPID   DestAddr format
11	16-bit DestPID and 64-bit Dest. Long Address	XXXXh   XXXX_XXXX_XXXX_XXXXh
10	16-bit DestPID and 16-bit Dest. Short Address	XXXXh   XXXXh
01	Reserved	—
00	DestPID and DestAddr are not present	

#### TABLE 5-3: IEEE 802.15.4™ SOURCE ADDRESSING MODES

SAMode b1, b0	Source Addressing Mode	SrcPID   SrcAddr Format
11	If DAMode<1> = 1 and PIDCmp = 1, then only 64-bit Source Long Address (SrcPID is implied by DestPID) else, 16-bit SrcPID and 64-bit Source Long Address	-  XXXX_XXXX_XXXX_XXXXh XXXXh   XXXX XXXX XXXX XXXXh
10	If DAMode<1> = 1 and PIDCmp = 1, then only 16-bit Source Short Address (SrcPID is implied by DestPID) else, 16-bit SrcPID and 16-bit Source Short Address	- IXXXXh XXXXh I XXXXh
01	Reserved	—
0.0	SrcPID and SrcAddr are not present	_

On reception of a frame, each node compares its own SHADDR, ADDR, PANID Configuration, see Table 5-4, to the appropriate destination addressing fields in the received frame. A valid frame is identified if a match is found.

Additionally, rules apply for broadcast frames and for implied unicast addressing as explained in the sequel.

# TABLE 5-4:RELEVANT REGISTERS FOR IEEE 802.15.4™-MODE ADDRESSING

ADDR.	RESGISTER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x1F	ADDR1				ADDF	R<7:0>			
0x20	ADDR2				ADDR	<15:8>			
0x21	ADDR3				ADDR	<23:16>			
0x22	ADDR4				ADDR	<31:24>			
0x23	ADDR5		ADDR<39:32>						
0x24	ADDR6				ADDR	<47:40>			
0x25	ADDR7		ADDR<55:48>						
0x26	ADDR8				ADDR	<63:56>			
0x27	SHADDRL				SHADE	)R<7:0>			
0x28	SHADDRH		SHADDR<15:8>						
0x29	PANIDL		PANID<7:0>						
0x2A	PANIDH				PANIE	)<15:8>			

DS70005023C-page 140

Preliminary

© 2015 Microchip Technology Inc.

If DAMode subfield is equal to zero and the Frame Type subfield does not specify that this frame is an acknowledgment or Beacon frame, then the SAMode subfield must be non-zero, implying that the frame is directed to the PAN coordinator with the PAN identifier as specified in the Source PAN Identifier field. This addressing option is referred to as 'implied'.

Broadcast frames of type data or command must always use DAMode = 01 and DestAddr = FFFFh.

### TABLE 5-5: EXAMPLE CONFIGURATION

Acknowledge frames are broadcast frames and always use DAMode = 00 and SAMode = 00.

Beacon frames are broadcast frames and always use DAMode = 00, PIDCmp = 0 with SAMode = 01 or 10. Table 5-6 and Table 5-7 show the examples for destination and source addressing, using the TX and RX node configurations in Table 5-5.

TX (Source) Configuration	ADDR = 0x080706050403020100 SHADDR = 0x1211 PANID = 0xD2D1						
RX (Destination) Configuration	ADDR = 0xA8A7A6A5A4A3A2A1A0 SHADDR = 0xB2B1 PANID = 0xB2B1						
MHR	FrameCtrl   Sequence   DestPID   DestAddr  SrcPID   SrcAddr						
FrameCtrl	FrameCtrl<7:0> = 0   PIDCmp   X   X   X   Type<2:0> FrameCtrl<15:8> = SAMode<1:0>   0   X   DAMode<1:0>   0   0 where, <b>Type</b> is not Acknowledge and X is either of {0,1}						

### TABLE 5-6: DESTINATION ADDRESSING OPTIONS (IEEE 802.15.4™) USING THE EXAMPLE

	Broadcast		Unicast				
Options	Command (or Data)	Beacon	Long	Short	Implied to Coordin.		
DestPID   DestAddr	XX,XX   FF, FF	_	D1,D2   A1, A2,, A8	D1,D2   B1, B2	_		
TYPE	XXX	000	ХХХ	XXX	not 000		
DAMode	10	00	11	10	00		
Address Filter	BCREJ	—	NOTMEREJ, UNIREJ		—		

**Note 1:** DAMode = 01 is reserved and is rejected by NSTDREJ = 1.

#### TABLE 5-7: SOURCE ADDRESSING OPTIONS (IEEE 802.15.4™) USING THE EXAMPLE

Options	Long (Explicit SrcPID)	Long (Implied SrcPID)	Short (Explicit SrcPID)	Short (Implied SrcPID)	None
SrcPID   SrcAddr	D1,D2   01, 02, 03,, 08	01, 02, 03,, 08	D1, D2   11, 12	11, 12	—
TYPE	XXX	XXX	XXX	XXX	XXX
SAMode	11	11	10	10	00
DAMode	ХХ	1x	ХХ	1x	хх
PIDCmp	0	1	0	1	х

**Note 1:** SAMode = 01, is reserved, and is rejected by NSTDREJ = 1.

The valid address formats are summarized in Table 5-8 for all frame types. Broadcast and unicast cases are distinguished in the case of command and data frames.

Unicast frames are either addressed to the receiving node or to a different node. UNIREJ and NOTMEREJ are sensitive to the former or the latter case, respectively. Broadcast command and data frames are filtered when BCREJ is set. The parser does not filter the Beacon frames.

<sup>© 2015</sup> Microchip Technology Inc.

REGISTE		•	-	EN IEEE 802.			RESS: 0x18			
R/W-0		R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
PANCRI	ON CRCREJ	CMDREJ	DATAREJ	UNIREJ	NOTMEREJ	BCREJ	NSTDREJ			
bit 7							bit (			
Lawanda	D - Doodoblo bit	\\/_\\/:itabla	L:4		anted bit read of	. (0)				
-n = Value	R = Readable bit	'1' = Bit is set		0 = Unimplem	ented bit, read as	x = Bit is unk	0000			
r = Reserv		I – DILISSEL		0 – Dit is clea	ieu					
1 - 1(6361)	leu									
bit 7-4 Out of scope										
bit 3	UNIREJ: Unicast Reject Enable bit <sup>(2)</sup>									
	Setting this	bit enables the	user to reject	all unicast pack	ets as in:					
	802.15.4 M	ode: PAN Iden	tifier matches	with the PANID	<15:0> or 0xFFF					
					15:0> register, wh					
				ontrol field is se	ddress in ADDR< t <sup>(1)</sup> .	ADDRSZ<2:0	)>^8-1:0> reg-			
	-	all Unicast pack Unicast Reject		d to this node						
bit 2	NOTMERE	J: Not Me Unic	ast Reject Ena	able bit <sup>(3)</sup>						
	Setting this	ting this bit enables the user to reject all unicast packets as in:								
	cast) or De	<b>802.15.4 Mode:</b> Destination PAN Identifier does not match PANID<15:0> and is not 0xFFFF (broad-cast) or Destination Address does not match the address in the ADDR<63:0> register or the SHADDR<15:0> register, which the DAMode selects.								
		<b>Proprietary Mode:</b> Destination Address matches the address in ADDR <addrsz<2:0>*8-1:0&gt; register, provided that DAddrPrsnt Frame Control field is set<sup>(1)</sup>.</addrsz<2:0>								
		all Unicast pack Not Me Unicas		essed to this no Itering	de					
bit 1	BCREJ: Bro	BCREJ: Broadcast Rejection bit								
	mand. A Da	<b>802.15.4 Mode:</b> Setting this bit enables the user to reject all Broadcast packets of type Data or Command. A Data or Command packet is broadcast when Short Destination Addressing is used (DAMode = 10) and Short Address is equal 0xFFF.								
					reject all Broadc rameCtrl[Broadc		f type Data oi			
		Broadcast Pack Broadcast Rej								
bit 0	NSTDREJ:	Non-Standard	Frame Reject	bit <sup>(4)</sup>						
	having the r	This bit enables the user to reject all 802.15.4 frames having 01 for the DAMode or SAMode fields or having the most significant bit (MSb) (bit 2) in the Type field set (1) or having the MSb (bit 1) in the Frame Version field set to <sup>(1)</sup> .								
		all Non-Standar Non-Standard		ckets						
Note 1:	In Proprietary mo this node. NOTM				ed to reject unica	ist frames not	addressed to			
2:	UNIREJ does not destination addre			ied destination a	addressing in 802	2.15.4 mode a	and inferred			
3:	NOTMEREJ does inferred destination	s not affect the	frames using		ion addressing ir	n 802.15.4 mc	ode and			
4:	NSTDREJ does r	-			ry mode.					

DS70005023C-page 142

When a valid frame gets filtered, RXFLTIF is set, otherwise, RXIF terminates the successful reception. For more information, refer to Register 5-1.

### Invalid addressing formats are produced if:

- Either DAMode or SAMode are set to the reserved value of '01'.
- DAMode or SAMode values are used with an incompatible Type field value. For example,
  - Beacon with DAMode = 1x
  - DAMode = 00, SAMode = 00 used with Type of Beacon/Command / Data.
- PIDCmp is set on an inconsistent way to DAMode and SAMode.
- SrcPID or SrcAddr holds 'FFFF', or if DestPID holds 'FFFF' while DAMode = 11.
- LENGTH field is less than the MHR length computed from FrameCtrl.

The device checks the first condition and FRMIF is generated. The device does not check the second condition, therefore one out of RXIF, RXFLTIF, FRMIF is expected. The hardware checks the third condition and PIDCmp value is handled as 0. The hardware does not check the fourth condition and RXIF is expected. All other invalid formats also produces one out of RXIF, RXFLTIF, and FRMIF.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
10 $0^{(1)}$ 00         BC1         C,D $2 2 0 0$ Short destination (xxxx FFFF), No Source           10 $0^{(1)}$ 00         BC2         C,D $2 2 0 0$ Short destination (xxxx FFFF), No Source           10 $0^{(1)}$ 00         BC2         C,D $2 2 0 0$ Short destination (FFFF xxxx), No Source           10 $0^{(1)}$ 00         UNI         C,D $2 2 0 0$ Short destination (FFFF xxxx), No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 2 0 0$ Short destination, No Source           11 $0^{(1)}$ 00         UNI         C,D $2 8 0 0$ Long destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 8 0 0$ Long destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 8 0 0$ Long destination, No Source           10 $0^{(1)}$ 10         BC3         B $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C           00 $0^{(1)}$ 10         NOTME2,         C,D $0 0 2 8$ Im	
10 $0^{(1)}$ 00         BC2         C,D $2 2 0 0$ Short destination (FFFF xxxx), No Source           10 $0^{(1)}$ 00         UNI         C,D $2 2 0 0$ Short destination, No Source           10 $0^{(1)}$ 00         UNI         C,D $2 2 0 0$ Short destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 2 0 0$ Short destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 8 0 0$ Long destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 8 0 0$ Long destination, No Source           11 $0^{(1)}$ 00         NOTME         C,D $2 8 0 0$ Long destination, No Source           10 $0^{(1)}$ 10         BC3         B $0 0 2 2$ Beacon frame sent by the Coordinator           00 $0^{(1)}$ 10         NOTME2, C,D $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other.           00 $0^{(1)}$ 11         BC3         B $0 0 2 8$ Implied addressing to Coordinator node. NOTM	
10 $0^{(1)}$ 10 $0^{(1)}$ 10 $0^{(1)}$ 10 $0^{(1)}$ 10 $0^{(1)}$ 10 $0^{(1)}$	
10 $0(1)$ 00NOTMEC,D $2 2 0 0$ Short destination, No Source11 $0(1)$ 00UNIC,D $2 8 0 0$ Long destination, No Source11 $0(1)$ 00NOTMEC,D $2 8 0 0$ Long destination, No Source11 $0(1)$ 00NOTMEC,D $2 8 0 0$ Long destination, No Source00 $0(1)$ 10BC3B $0 0 2 2$ Beacon frame sent by the Coordinator00 $0(1)$ 10UNI2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 10NOTME2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other.00 $0(1)$ 11BC3B $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other.00 $0(1)$ 11BC3B $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 11mCTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 11NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 11NOTME2, PANCRDNC,D $2 0 2 2$ Short destination (xxxx   FFFF), Short source10 $0(1)$ 10BC1C,D $2 0 2 2$ Short destination (FFFF   xxxx), Short source10 $0$ 10UNIC,D $2 0 2 2$ Short destination, Short source10 $0$ </td <td></td>	
11 $0(1)$ $00$ $UNI$ $C,D$ $2 8 0 0$ Long destination, No Source11 $0(1)$ $00$ NOTME $C,D$ $2 8 0 0$ Long destination, No Source00 $0(1)$ 10BC3B $0 0 2 2$ Beacon frame sent by the Coordinator00 $0(1)$ 10UNI2, PANCRDN $C,D$ $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 10NOTME2, PANCRDN $C,D$ $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 10NOTME2, PANCRDN $C,D$ $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other.00 $0(1)$ 11BC3B $0 0 2 8$ Beacon frame sent by the Coordinator00 $0(1)$ 11BC3B $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other.00 $0(1)$ 11 $ C,D$ $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 11 $ C,D$ $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0(1)$ 11NOTME2, PANCRDN $C,D$ $2 0 2 2$ Short destination (xxxx   FFFF), Short source10 $0(1)$ 10BC1 $C,D$ $2 0 2 2$ Short destination (FFFF   xxxx), Short source10010UNI $C,D$ $2 0 2 2$ Short destination, Short source10010NOTME $C,D$ $2 0 2 2$ Short destination, Short source<	
11 $0^{(1)}$ 00NOTMEC,D $2 8 0 0$ Long destination, No Source00 $0^{(1)}$ 10BC3B $0 0 2 2$ Beacon frame sent by the Coordinator00 $0^{(1)}$ 10UNI2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 10NOTME2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 10NOTME2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other.00 $0^{(1)}$ 11BC3B $0 0 2 8$ Beacon frame sent by the Coordinator00 $0^{(1)}$ 11BC3B $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other.00 $0^{(1)}$ 11-C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 11NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 11NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other.10 $0^{(1)}$ 10BC1C,D $2 0 2 2$ Short destination (xxxx   FFFF), Short source10 $0^{(1)}$ 10BC2C,D $2 0 2 2$ Short destination, Short source10010UNIC,D $2 0 2 2$ Short destination, Short source10010NOTMEC,D $2 2 2 2 2$ Short dest	
$00$ $0^{(1)}$ $10$ BC3B $0 0 2 2$ Beacon frame sent by the Coordinator $00$ $0^{(1)}$ $10$ UNI2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for C $00$ $0^{(1)}$ $10$ NOTME2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other. $00$ $0^{(1)}$ $10$ NOTME2, PANCRDNC,D $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other. $00$ $0^{(1)}$ $11$ BC3B $0 0 2 8$ Beacon frame sent by the Coordinator $00$ $0^{(1)}$ $11$ BC3B $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C $00$ $0^{(1)}$ $11$ NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C $00$ $0^{(1)}$ $11$ NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other. $10$ $0^{(1)}$ $10$ BC1C,D $2 0 2 2$ Short destination (xxxx   FFFF), Short source $10$ $0^{(1)}$ $10$ BC2C,D $2 0 2 2$ Short destination (FFFF   xxxx), Short source $10$ $0$ $10$ UNIC,D $2 0 2 2$ Short destination, Short source $10$ $0$ $10$ NOTMEC,D $2 2 2 2 2$ Short destination, Short source	
$00$ $0^{(1)}$ $10$ $UNI2, PANCRDN$ $C,D$ $0 0 2 2$ Implied addressing to Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $10$ NOTME2, PANCRDN $C,D$ $0 0 2 2$ Implied addressing to Coordinator node. NOTME2 other. $00$ $0^{(1)}$ $11$ BC3B $0 0 2 8$ Beacon frame sent by the Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $11$ BC3B $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $11$ $ C,D$ $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $11$ NOTME2, C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $11$ NOTME2, C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for $C$ $00$ $0^{(1)}$ $11$ NOTME2, C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for $C$ $10$ $0^{(1)}$ $10$ BC1 $C,D$ $2 0 2 2$ Short destination (xxxx   FFFF), Short source $10$ $0^{(1)}$ $10$ BC2 $C,D$ $2 0 2 2$ Short destination (FFFF   xxxx), Short source $10$ $0$ $10$ UNI $C,D$ $2 0 2 2$ Short destination, Short source $10$ $0$ $10$ NOTME $C,D$ $2 2 2 2 2$ Short destination, Short source	
OOPANCRDNOO000010NOTME2, PANCRDNC,D0 0 2 2Implied addressing to Coordinator node. NOTME2 other.000011BC3B0 0 2 8Beacon frame sent by the Coordinator000011—C,D0 0 2 8Implied addressing to Coordinator node. UNI2 for C000011—C,D0 0 2 8Implied addressing to Coordinator node. UNI2 for C000011NOTME2, PANCRDNC,D0 0 2 8Implied addressing to Coordinator node. NOTME2 other.10010BC1C,D2 0 2 2Short destination (xxxx   FFF), Short source10010BC2C,D2 0 2 2Short destination (FFFF   xxxx), Short source10010UNIC,D2 0 2 2Short destination, Short source10010NOTMEC,D2 2 2 2Short destination, Short source	
OOOPANCRDNOO00 $0^{(1)}$ 11BC3B $0 0 2 8$ Beacon frame sent by the Coordinator00 $0^{(1)}$ 11-C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 11-C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C00 $0^{(1)}$ 11NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other.10 $0^{(1)}$ 10BC1C,D $2 0 2 2$ Short destination (xxxx   FFFF), Short source10 $0^{(1)}$ 10BC2C,D $2 0 2 2$ Short destination (FFFF   xxxx), Short source10010UNIC,D $2 0 2 2$ Short destination, Short source10010NOTMEC,D $2 2 2 2 2$ Short destination, Short source	Coordinator.
$00$ $0^{(1)}$ $11$ $-$ C,D $0 0 2 8$ Implied addressing to Coordinator node. UNI2 for C $00$ $0^{(1)}$ $11$ NOTME2, PANCRDNC,D $0 0 2 8$ Implied addressing to Coordinator node. NOTME2 other. $10$ $0^{(1)}$ $10$ BC1C,D $2 0 2 2$ Short destination (xxxx   FFFF), Short source $10$ $0^{(1)}$ $10$ BC2C,D $2 0 2 2$ Short destination (FFFF   xxxx), Short source $10$ $0$ $10$ UNIC,D $2 0 2 2$ Short destination, Short source $10$ $0$ $10$ NOTMEC,D $2 0 2 2$ Short destination, Short source $10$ $0$ $10$ NOTMEC,D $2 2 2 2 2$ Short destination, Short source	for all nodes
000(1)11NOTME2, PANCRDNC,D0 0 2 8Implied addressing to Coordinator node. NOTME2 other.100(1)10BC1C,D2 0 2 2Short destination (xxxx   FFF), Short source100(1)10BC2C,D2 0 2 2Short destination (FFFF   xxxx), Short source10010UNIC,D2 0 2 2Short destination, Short source10010UNIC,D2 0 2 2Short destination, Short source10010NOTMEC,D2 2 2 2Short destination, Short source	
Image: Constraint of the constra	Coordinator.
10         0 <sup>(1)</sup> 10         BC2         C,D         2 0 2 2         Short destination (FFFF   xxxx), Short source           10         0         10         UNI         C,D         2 0 2 2         Short destination, Short source           10         0         10         UNI         C,D         2 0 2 2         Short destination, Short source           10         0         10         NOTME         C,D         2 2 2 2         Short destination, Short source	for all nodes
10         0         10         UNI         C,D         2 0 2 2         Short destination, Short source           10         0         10         NOTME         C,D         2 2 2 2         Short destination, Short source	
10         0         10         NOTME         C,D         2 2 2 2         Short destination, Short source	
10         10         BC1         C,D         2 2 0 2         Short destination(xxxx   FFFF), Short source (PID of the second seco	
	compression)
10     1     10     UNI     C,D     2 2 0 2     Short destination, Short source (PID compression)	I
10         1         10         NOTME         C,D         2 2 0 2         Short destination, Short source (PID compression)	I
10         0         11         BC1         C,D         2 2 2 8         Short destination (xxxx   FFFF), Long source	
10         0         11         BC2         C,D         2 2 2 8         Short destination (FFFF   xxxx), Long source	
10         0         11         UNI         C,D         2 2 2 8         Short destination, Long source	
10         0         11         NOTME         C,D         2 2 2 8         Short destination, Long source	
10     1     11     BC1     C,D     2 2 0 8     Short destination (xxxx   FFFF), Long source (PID of the second s	compression)
10     1     11     UNI     C,D     2 2 0 8     Short destination, Long source (PID compression)	

# TABLE 5-8: IEEE 802.15.4™ TEST CASES: VALID ADDRESSING FORMATS

© 2015 Microchip Technology Inc.

**Preliminary** 

DA	PID COMP	SA	DEST <sup>(2)</sup>	TYPES <sup>(3)</sup>	Field Sizes in Octets <sup>(4)</sup>	Description <sup>(5)</sup>
10	1	11	NOTME	C,D	2 2 0 8	Short destination, Long source (PID compression)
11	0	10	UNI	C,D	2 8 2 2	Long destination, Short source
11	0	10	NOTME	C,D	2 8 2 2	Long destination, Short source
11	1	10	UNI	C,D	2 8 0 2	Long destination, Short source (PID compression)
11	1	10	NOTME	C,D	2 8 0 2	Long destination, Short source (PID compression)
11	0	11	UNI	C,D	2 8 2 8	Long destination, Long source
11	0	11	NOTME	C,D	2 8 2 8	Long destination, Long source
11	1	11	UNI	C,D	2 8 0 8	Long destination, Long source (PID compression)
11	1	11	NOTME	C,D	2 8 0 8	Long destination, Long source (PID compression)

#### TABLE 5-8: IEEE 802.15.4<sup>™</sup> TEST CASES: VALID ADDRESSING FORMATS (CONTINUED)

**Note 1:** The standard requires 0 in the cases marked by (1); yet, 1 is handled as 0 in such cases by the device parser (without erroring out).

- 2: 'BC1'- Broadcast addr,'BC2'- Broadcast pid, 'BC3'- Broadcast no daddr, 'UNI'- Unicast to this node, 'UNI2'- Unicast to this node when no destination address is present, 'NOTME'- Unicast to different node, 'NOTME2'- Unicast to different node when no destination address is present.
- 3: Frame Types Legend: 'A'-acknowledge, 'B'-beacon, 'C'-command, 'D'-data.
- 4: DESTPID | DESTADDR | SRCPID | SRCADDR.
- 5: In the descriptions, 'xxxx' represents a 4-digit hexa number different from 'FFFF'.

#### 5.3 Security Material

The security material required for CBC-MAC, CTR, and CCM are the inputs configured to the registers as listed in Table 5-10.

- SECSUITE<3:0> selects the security suite consisting of encryption or authentication, or both, see Table 5-9.
- SECHDRINDX<6:0> is the byte index where authentication must start.
- SECPAYINDX<6:0> is the byte index where encryption/decryption must start.
- SECENDINDX<6:0> points at the last byte of the payload (before MIC and FCS).
- SECKEY<127:0> holds the symmetric Key.
- SECNONCE<103:0> holds a Nonce value that is unique for each frame while a specific Key is in use. This ensures sequence freshness (for protection against repeat-attack) and protects the key from being deciphered based on the encoded messages. The transmitter generates the information required to generate the Nonce and then sends to the Receiver as plain text as part of the frame.

Section 5.4 "Security Material Retrieval with IEEE 802.15.4 Compliant Frames" describes how the security level is selected and whether the device or software fills out the above registers before the security operation is launched. DEVICE/HOST fills in these registers and the Authentication appends a MIC tag to the frame (before FCS is appended), after the position pointed at by SECENDINDX. Encryption/ decryption alters the "payload" stored in the buffer from SECPAY-INDX through SECENDINDX. The range defined for "Payload" does not necessarily coincide with the MAC payload as explained in the sequel.

Figure 5-2 to Figure 5-9 illustrate the order of all the security operations, which is valid for both 2003/2006 Compliant Framing modes.

TABLE 5-9:	SECURITY LEVEL: MODE OF OPERATION

Security Level <sup>(1)</sup>	Security Level <sup>(1)</sup> Payload MIC Tag of Octets		Comment
0000	00 Plain text No Authentication		—
0001	Plain text	4 bytes	CCM operation. Only defined in 2006.
0010	0010 Plain text 8 bytes		CCM operation. Only defined in 2006.
0011 Plain text 16 bytes		16 bytes	CCM operation. Only defined in 2006.

DS70005023C-page 144

Preliminary


Security Level <sup>(1)</sup> Payload MIC Tag of Octets			Comment				
0100	Encrypted	No Authentication	CCM operation. Only defined in 2006.				
0101	Encrypted	4 bytes	CCM operation. Only defined in 2003/2006.				
0110	Encrypted	8 bytes	CCM operation. Only defined in 2003/2006.				
0111	Encrypted	16 bytes	CCM operation. Only defined in 2003/2006.				
1000	Encrypted	No Authentication	ECB operation. Not defined in 2003/2006 (only encryption)				
1001	Encrypted	No Authentication	CTR operation. Only defined in 2003.				
1010	Reserved	—	_				
1011	Reserved	—	_				
1100	Reserved	—	_				
1101	Plain text	16 bytes	CBC-MAC operation. Only defined in 2003.				
1110	Plain text	8 bytes	CBC-MAC operation. Only defined in 2003.				
1111	Plain text	4 bytes	CBC-MAC operation. Only defined in 2003.				

TABLE 5-9: SECURITY LEVEL: MODE OF OPERATION (CONTINUED)

**Note 1:** In 2006 compliant framing, the security level is traveling with the frame, while in 2003 it must be set globally.

# TABLE 5-10: SECURITY MATERIAL INPUTS TO CBC-MAC, CTR AND CCM

ADDR.	RESGISTER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x10	MACCON1	TRXMO	DE<1:0>	AD	DRSZ<2	:0>	CRCSZ	FRMFMT	SECFLAGOVR	
0x11	MACCON2		CHANNE	L<3:0>			SEC	CSUITE<3:0	>	
0x2B	SECHDRINDX				SECH	IDRINDX	<6:0>			
0x2C	SECPAYINDX				SEC	PAYINDX∢	<6:0>			
0x2D	SECENDINDX		SECENDINDX<6:0>							
0x40	SECKEY1		SECKEY<7:0>							
through	<2,3,4,15>									
0x4F	SECKEY16				SECI	<b>KEY&lt;127</b> :	120>			
0x50	SECNONCE1				SEC	NONCE<	7:0>			
through	<2,3,4,12>									
0x5C	SECNONCE13				SECN	ONCE<10	)3:96>			
0x5D	SECENCFLAG				SECE	NCFLAG	<7:0>			
0x5E	SECAUTHFLAG				SECA	UTHFLAG	6<7:0>			




TXSZIF: Transmit Packet Size Error Interrupt Flag

TXST is set when the packet size (including MIC tags and CRC) is found to be zero or to be greater than the maximum size that the buffers can support.


FRMIF: Frame Format Error Interrupt Flag

Set if the transmitter/receiver fails to parse the frame in the buffer (it is not as it must be or it is corrupted in demodulation). For example, reserved values are found in the MAC header fields.



<sup>© 2015</sup> Microchip Technology Inc.

### FIGURE 5-7: CCM\*/CTR/ECB ENCRYPTION OPERATION (TX)




#### **Exception handling:**


TXSZIF: Transmit Packet Size Error Interrupt Flag

TXST is set when the packet size (including MIC tags and CRC) is found to be zero or to be greater than the maximum size that the buffers can support.

FRMIF: Frame Format Error Interrupt Flag

Set if the transmitter/receiver fails to parse the frame in the buffer (it is not as it must be or it is corrupted in demodulation). For example, reserved values are found in the MAC header fields.






#### **Exception handling:**

**TXSZIF:** Transmit Packet Size Error Interrupt Flag

TXST is set when the packet size (including MIC tags and CRC) is found to be zero or to be greater than the maximum size that the buffers can support.

FRMIF: Frame Format Error Interrupt Flag

Set if the transmitter/receiver fails to parse the frame in the buffer (it is not as it must be or it is corrupted in demodulation). For example, reserved values are found in the MAC header fields.



© 2015 Microchip Technology Inc.

# 5.4 Security Material Retrieval with IEEE 802.15.4 Compliant Frames

This section explains how the security material, see **Section 5.3** "**Security Material**", is retrieved when the MAC frame is formatted to the IEEE 802.15.4 specification (either FRMFMT = 0 or "bridging") and security is applied either at the MAC layer or at the NWK layer, or both.

Table 5-10 indicates the relevant Configuration registers (SECSUITE<3:0>). Figure 5-11 represents the relevant security fields (SecEn, SecLvl<2:0>, FrameVer<1:0>, FrameCnt, KeyIDMode, KeySrc, KeyIndex).

The IEEE 802.15.4 standard enables five different security scenarios. The difference among these scenarios are shown in Table 5-13. If SecEn = 1, then the MAC layer security is enabled. In case NWK layer security is also enabled, then it is calculated before MAC layer security.

MAC layer security material retrieval differs in the 2006 and the 2003 versions of the standard. Distinction is possible based on the FrameVer<1:0> field. The device does not support the Security Material retrieval for Beacon frames. The Type<2:0> field distinguishes the Beacon frames.

KeyIDMode, KeySrc, KeyIndex in the AuxSecHdr are done by software for the retrieval of the MAC layer Symmetric Key, the details are out of scope. If 2006-MAC layer security is applied, use the FrameCnt, SecLvl, and 8-byte source address to construct the Nonce, see Figure 5-12. If 2003 MAC layer security is applied, use the FrameCnt, KeySeqCnt, and source address to construct the Nonce field, see Figure 5-13. When the frame contains a short source address, the device cannot set the Nonce correctly. Similarly, if the frame is of Type = Beacon, then the SECPAYINDX is set incorrectly. In these cases, the registers must be configured from software. On the RX side, this is easily done before launching the security processing (RXDEC = 1). On the TX-side, set DTSM to prevent the device from overwriting the Nonce and Indexes that the software configures.

Only the MAC layer security contains specific indexes as the Network layer security configures the software:

In MAC layer security, SECHDRINDX is always the first byte of the MHR.

In MAC layer security applied for frames of type Data and Streaming, SECPAYINDX is the first byte of the payload. For Command frames, SECPAYINDX is the second byte of the payload. SECPAYINDX can take different values for Beacon frames, which the software must always specify.

#### REGISTER 5-3: SECHDRINDX (SECURITY HEADER INDEX REGISTER) ADDRESS: 0x2B

R-0	R/W/HS-0000000
r	SECHDRINDX<6:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
r = Reserv	red	HS = Hardware Set						

#### bit 7 Reserved: Maintain as '0'

#### bit 6-0 SECHDRINDX<6:0>: Security Header Index bits

This field defines the portion of the header which performs the authentication operations.

For MAC layer security, SECHDRINDX<6:0> is defined as the address offset of the MAC header from the beginning of the frame, as stored in the buffer (0 = Length field, 1 = FrameCtrl field, and so on), and is automatically loaded for both 802.15.4 and Proprietary frames.

For Network layer security, SECHDRINDX<6:0> is defined as the address offset of the Network Header from the beginning of the MAC Payload, and the Host Controller loads it only for 802.15.4 frames. Note that for Proprietary frames, the MAC automatically loads it<sup>(1)</sup>.

Note 1: The setting DTSM in TX mode disables automatic computation of this field.

#### REGISTER 5-4: SECPAYINDX (SECURITY PAYLOAD INDEX REGISTER) ADDRESS: 0x2C

R-0	R/W/HS-0000000
r	SECPAYINDX<6:0>
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HS = Hardware Set		

bit 7 Reserved: Maintain as '0'

bit 6-0 SECPAYINDX<6:0>: Security Payload Index bits

This field defines the portion of the payload which performs the Encryption/Decryption operations.

For MAC layer security, SECPAYINDX<6:0> is defined as the address offset of the MAC Payload from the beginning of the frame, as stored in the buffer (0 = Length field, 1 = FrameCtrl field, and so on), and is automatically loaded for both 802.15.4 and Proprietary frames.

For Network layer security, SECPAYINDX<6:0> is defined as the address offset of the Network Header from the beginning of the MAC Payload, and the Host Controller loads it only for 802.15.4 frames. Note that for Proprietary frames, the MAC automatically loads it<sup>(1)</sup>.

Note 1: The setting DTSM in TX mode disables automatic computation of this field.

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER 5-5:	SECENDINDX (SECURITY END INDEX REGISTER)	ADDRESS: 0x2D
	· · · · · · · · · · · · · · · · · · ·	

R-0	R/W/HS-0000000
r	SECENDINDX<6:0>
bit 7	bit 0


Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
r = Reserved	HS = Hardware Set						

bit 7 Reserved: Maintain as '0'

bit 6-0 SECENDINDX<6:0>: Security End Index bits This field defines the end of the payload which performs the security operations<sup>(1)</sup>.

**Note 1:** The setting DTSM in TX mode disables automatic computation of this field.

Figure 5-11 illustrates the construction of the Nonce in 802.15.4-mode.



#### FIGURE 5-11: IEEE.802.15.4™ SECURITY CONTROL FIELDS

© 2015 Microchip Technology Inc.

GURE	5-12:	80	2.15.4 (		ONCE (	ONLY N	IAC L	AYER	SECUF	RITY)-2	006		
	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0	31:24	23:16	15:8	7:0	7:0
	SrcAddr (8 Octets)							FrameCtr {5'b00000,			000, Seo Octet)	cLvl}	
	13 Octets												
Note:	thro	ugh AD	DR1 irre		atically fil of the				•		•		

# FIGURE 5-13: 802.15.4 CCM NONCE (ONLY MAC LAYER SECURITY)-2003


_	7:0	15:8	23:16	31:24	39:32	47:40	55:48	63:56	7:0	15:8	23:16	31:24	7:0		
	SrcAddr (8 Octets)									FrameCtr KeySeqCnt (4 Octets) (1 Octet)					
	13 Octets														
Note:	<b>ote:</b> The originator device automatically fills in SrcAddr field using the values of registers ADDR8 through ADDR1 irrespective of the SAMode. The recipient host must fill in the nonce if SAMode is different from '11'.														

## 5.5 Transmit Security Processing of IEEE 802.15.4 Compliant Frames


Setting TXST triggers automatic MAC layer security processing and frame sending as an uninterrupted sequence, see Figure 5-14. (network layer) which is triggered by TXENC is applied, where TXENCIF must be awaited before other operation.

BUF1TXPP, BUF2TXPP, TXENC, and TXST can trigger security functions as shown in Figure 5-12 and Figure 5-14, where BUF1TXPP and BUF2TXPP are both used for debug. The respective interrupts are generated on completion and the device automatically clears the aforementioned triggering bits. In Figure 5-12, the device shows the conditions for security material retrieval and the operation of the DTSM bit.

# FIGURE 5-14: TRANSMIT SECURITY PROCESSING WHEN FRMFMT = 0 (IEEE 802.15.4™ FORMAT)




# FIGURE 5-15: TRANSMITTER TXENC PROCESSING WHEN FRMFMT = 0 (IEEE 802.15.4™ FORMAT)



# 5.6 Security Processing of Received IEEE 802.15.4 Compliant Frames


Receive security is always performed when RXDEC is set and awaits RXDECIF or RXTAGIF as it is not automatically triggered . If both MAC and NWK layer security are applied, then both must be processed in this order when RXDEC is set for a second time after updating the security material correctly. Figure 5-17 shows the security functions triggered by RXDEC. The device automatically clears the respective interrupts generated on completion and RXDEC.





<sup>© 2015</sup> Microchip Technology Inc.

#### FIGURE 5-17: RECEIVER RXDEC PROCESSING WHEN FRMFMT = 0 (IEEE 802.15.4<sup>™</sup>-MODE)



# 5.7 Security Procedure for IEEE 802.15.4 Compliant Frames

For more information about the frame format, refer to Table 5-12 through Table 5-14 and Figure 5-3.

# TABLE 5-11:RELEVANT REGISTER BITS FOR SECURITY CONTROL WITH IEEE 802.15.4™<br/>FRAMES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MACCON1	TRXMO	DE<1:0>	ADDRSZ<2:0>			CRCSZ	FRMFMT	SECFLAGOVR

**Legend:** r = Reserved, read as '0'.

### TABLE 5-12: DEFINITION OF SECURITY SUPPORT CATEGORIES (IEEE 802.15.4™ FRAMES)

Security Support Category	SecEn	FrameVer <1:0>	Type<2:0> (and SAMode)	Description
0	0	0x	Data/CMD/Beacon/ACK	No security
A	1	0x	Data/CMD	2003/2006 MAC layer security
В	1	0x	Beacon	2003/2006 MAC layer secured beacon
С	0	0x	Data/(CMD)/Beacon	NWK layer security
D	1	0x	Data/CMD	NWK + 2003/2006 MAC layer security
E	1	0x	Beacon	NWK + 2003/2006 MAC layer security for Beacon frames

<sup>© 2015</sup> Microchip Technology Inc.

#	Droccosing Otom	Steps per each Security Case								
#	Processing Step	Α	В	С	D	E				
1	Host MCU constructs the frame and loads the buffer.	SecEn = 1SecEn = 1FrameVer =FrameVe =0x (either)0x (either)		SecEn = 0 FrameVer = 0x (either)	SecEn = 1 FrameVer = 0x (either)	SecEn = 1 FrameVer = 0x (either)				
2	For NWK security processing, Host MCU configures:	No NWK laye	r security.	SECKEY SECSUITE SEC*INDX <sup>(1)</sup> NONCE	SECKEY SECSUITE SEC*INDX NONCE	SECKEY SECSUITE SEC*INDX NONCE				
3	Host MCU triggers security processing without sending.			TXENC ← 1	TXENC ← 1	TXENC ← 1				
4	Device performs the secu- rity processing for NWK layer if TXENC is set. LENGTH and SECEND- INDX are updated if MIC takg is appended. TXSZIF if size run over 127 bytes.			NWK layer security LENGTH, SECENDINDX	NWK layer security LENGTH, SECENDINDX	NWK layer security LENGTH, SECENDINDX				
5	Host MCU awaits TXENCIF interrupt, indicating comple- tion. Device clears TXENC.			TXENCIF ← 1 TXENC ← 0	TXENCIF ← 1 TXENC ← 0	TXENCIF ← 1 TXENC ← 0				
6	For MAC security process- ing, Host MCU configures:	SECKEY (+NONCE, if SAMode is not 11) (+SECSUITE, if FRAMEVER=2003)	SECKEY SECSUITE SEC*INDX NONCE	No MAC security	SECKEY (+NONCE, if SAMode is not 11) (+SECSUITE, if FRAMEVER=200 3)	SECKEY SECSUITE SEC*INDX NONCE				
7	Host MCU sets DTSM to inhibit the hardware from overwriting just configured SECSUITE, SEC*INDX and NONCE registers.	DTSM = 0 (=1, if SAMode is not 11)	<b>DTSM =</b> 1	DTSM = x	DTSM = 0 (=1, if SAMode is not 11)	<b>DTSM =</b> 1				
8	Host MCU triggers Security processing and sending.	TXST ← 1	TXST ← 1	TXST ← 1	TXST ← 1	TXST ← 1				
9	If SecEn = 1 and DTSM = 0, then the device config- ures the SECSUITE, SEC*INDX and NONCE registers.	SECSUITE SEC*INDX NONCE		-	SECSUITE SEC*INDX NONCE	_				
10	Device performs the secu- rity processing for MAC layer: LENGTH is adjusted if MIC tag is appended. TXSZIF if size runs over 127 bytes.	MAC layer security LENGTH, if MIC added	MAC layer security LENGTH, if MIC added	_	MAC layer security LENGTH, if MIC added	MAC layer security LENGTH, if MIC added				
11	LENGTH is adjusted as CRC is appended (if CRCSZ = 1). TXSZIF if size runs over 127 bytes.	LENGTH, CRC								
12	Frame is sent.	TXIF (if no TXSZIF or FRMIF)								
	e 1: SEC*INDX denote	SECHDRINDX, SEC		<b>TXST</b> ← 0						

#### **TABLE 5-13:** SECURED FRAME TRANSMISSION (IEEE 802.15.4™ MAC FORMAT)

TABLE 5-14	SECURED FRAME RECEPTION	(IEEE 802.15.4™ MAC FORMAT)

μ	Dragonalis in Ottom	Steps per each security case							
#	Processing Step	Α	В	С	D	E			
-2	Device parses the SecEn bit in the FrameCtrl.	SecEn = 1	SecEn = 1	SecEn = 0	SecEn = 1	SecEn = 1			
-1	For MAC security processing, the device configures (correctly or incorrectly) the following:	SECSUITE SEC*INDX NONCE	incorrect Configuration	No MAC layer security	SECSUITE SEC*INDX NONCE	incorrect Configuration			
0	Valid frame received on air and accepted by RXFILTER.		RXIF = 1, R>	(BUFFUL = 1, (R	XSFDIF = 1)				
1	Host MCU has the opportunity to check the SecEn, FrameVer and SAMode bits in the MAC header.	FrameVer = 0x (either)	FrameVer = 0x (either)	FrameVer = 0x (either)	FrameVer = 0x (either)	FrameVer = 0x (either)			
2	For MAC security processing, the Host MCU must load the following:	SECKEY (+NONCE if SAMode is not 11)	SECKEY SECSUITE SEC*INDX NONCE		SECKEY (+NONCE if SAMode is not 11)	SECKEY SECSUITE SEC*INDX NONCE			
3	Host MCU starts MAC security pro- cessing by setting RXDEC.	RXDEC ← 1	RXDEC ← 1		RXDEC ← 1	RXDEC ← 1			
4	Device performs MAC layer security processing as illustrated in Figure 5-4 through Figure 5-9.	MAC layer	MAC layer	No MAC layer Security	MAC layer	MAC layer			
5	If Authentication fails then RXTAGIF is generated. Otherwise, the security operation is successful and RXDECIF is generated.	RXDECIF (or RXTAGIF)	RXDECIF (or RXTAGIF)		RXDECIF (or RXTAGIF)	RXDECIF (or RXTAGIF)			
6	SW examines RXTAGIF, if set, SW aborts further processing and frees the buffer by clearing RXBUFFUL	RXTAGIF ← 1	RXTAGIF ← 1		RXTAGIF ← 1	RXTAGIF ← 1			
7	For NWK security processing, the Host MCU must load the following:		lo er security	SECKEY SECSUITE SEC*INDX NONCE	SECKEY SEC- SUITE SEC*INDX NONCE	SECKEY SEC- SUITE SEC*INDX NONCE			
8	Host MCU starts NWK security processing by setting RXDEC.			RXDEC ← 1	RXDEC ← 1	RXDEC ← 1			
9	Device performs NWK layer security processing. (No figure)			NWK layer security	NWK layer security	NWK layer security			
10	If Authentication fails, RXTAGIF is gen- erated. Otherwise, the security opera- tion is successful and RXDECIF is generated. The device clears RXDEC.			RXDECIF (or RXTAGIF) RXDEC ← 0	RXDECIF (or RXTAGIF) RXDEC ← 0	RXDECIF (or RXTAGIF) RXDEC ← 0			
11	SW examines RXTAGIF, if set, SW aborts further processing and frees the buffer by clearing RXBUFFUL.			For the length					
12	SW reads the entire frame from the buffer.			_					
13	SW clears the RXBUFFUL to free the buffer.			_					

# 5.8 Security Examples

The following section provides examples for the usage of MRF24XA security.

5.8.1 802.15.4-2006 COMPLIANT FRAME ANNEX C.2.2 (TYPE A)

Configuration:

- Network Configuration: Extended address, PAN Compression, and ACKReq
- Source address: 0xACDE48000000001, where 01 is at address 0x1F
- Destination address: 0xACDE48000000002
- PANID 0x4321, where 21 is at address 0x29
- · Payload: 61 62 63 64
- Frame counter: 0x0000005
- · Security level: 0x04
- · Packet: Data packet.

#### 5.8.1.1 Transmission

For 802.15.4-2006 compliant, follow these transmission flow:

1. Host MCU constructs the frame and loads the buffer:

1E || 69 DC 84 21 43 02 00 00 00 00 48 DE AC 01 00 00 00 00 48 DE AC || 04 05 00 00 00 || 61 62 63 64

- 2. —
- 3. —
- 4. —
- 5. —
- Host MCU configures SECKEY.
   0xC0C1C2C3C4C5C6C7C8C9CACBCCCD-CECF, where LSB (0xCF) is at address 0x40
- 7. Host MCU clears DTSM.
- 8. Host MCU issues TXST.
- 9. MRF24XA configures:
  - SECSUITE to 0x04
  - SECNONCE to 0xAC-DE48000000001000000504, where MSB (0xAC) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1B
  - SECENDINDX to 0x1E.
- 10. MRF24XA performs CCM\* encryption, where 61 62 63 64 is encrypted to D4 3E 02 2B.
- 11. MRF24XA appends CRC: 0x18E0.

 MRF24XA transmits the packet to the medium. MRF24XA is waiting for an ACKnowledge frame. Different IF is received based on the register settings (for example, TX with CSMA). TX Buffer (0x200) content:

20 || 69 DC 84 21 43 02 00 00 00 00 48 DE AC 01 00 00 00 00 48 DE AC || 04 05 00 00 00 || D4 3E 02 2B || E0 18

#### 5.8.1.2 Reception

1. MRF24XA receives the following packet through the antenna:

20 || 69 DC 84 21 43 02 00 00 00 00 48 DE AC 01 00 00 00 00 48 DE AC || 04 05 00 00 00 || D4 3E 02 2B || E0 18

- 2. MRF24XA configures:
  - SECSUITE to 0x04
  - SECNONCE to 0xAC-DE48000000001000000504, where MSB (0xAC) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1B
  - SECENDINDX to 0x1E.
- 3. MRF24XA asserts RXIF (RXSFDIF):
  - Packet accepted by RX filter
  - ACK frame: 05 || 02 10 84 || 05 E2 sent to medium (asserts TXSFD, TXMAIF).
- 4.
- Host MCU downloads SECKEY 0xC0C1C2C3C4C5C6C7C8C9CACBCCCD-CECF, where LSB (0xCF) is at address 0x40.
- 6. Host MCU issues RXDEC.
- 7. MRF24XA performs CCM\* decryption, D4 3E 02 2B is decrypted to 61 62 63 64.
- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9. —
- 10. —
- 11. —
- 12. —
- 13. —
- 14. —
- 15. SW read the entire frame from the Rx Buffer (0x300):

20 || 69 DC 84 21 43 02 00 00 00 00 48 DE AC 01 00 00 00 00 48 DE AC || 04 05 00 00 00 || 61 62 63 64 || E0 18 || RSVs

#### 5.8.2 802.15.4-2006 COMPLIANT FRAME ANNEX C.2.3 (TYPE A)

- Network Configuration: Extended address, ACKReq
- Source address: 0xACDE48000000001, where 01 is at address 0x1F
- Source PANID: 0X4321, where 21 is at address 0x29
- Destination address: 0xACDE48000000002
- Destination PANID: 0xFFFF
- Payload: 01 CE
- Frame counter: 0x00000005
- Security level: 0x06
- Packet: Command packet

#### 5.8.2.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

1E || 2B DC 84 21 43 02 00 00 00 00 48 DE AC FF FF 01 00 00 00 00 48 DE AC || 06 05 00 00 00 || 01 CE

- 2. –
- 3. —
- 4. —
- 5. —
- Host MCU configures SECKEY 0xC0C1C2C3C4C5C6C7C8C9CACBCCCD-CECF, where LSB (0xCF) is at address 0x40.
- 7. Host MCU clears DTSM register.
- 8. Host MCU issues TXST.
- 9. MRF24XA configures:
  - SECSUITE to 0x06
  - SECNONCE to 0xAC-DE48000000001000000504, where MSB (0xAC) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1E (remember when Type = CMD, first octet of payload is not encrypted)
  - SECENDINDX to 0x1E.
- 10. MRF24XA performs CCM\* authentication with encryption, where 01 CE is encrypted to 01 D8, and the following MIC tag is attached:

4F DE 52 90 61 F9 C6 F1

11. MRF24XA appends CRC: 0x4FE4.

 MRF24XA transmits the packet to the medium. MRF24XA is waiting for an ACK frame. Different IF is received based on the register settings (for example, TX with CSMA).

TX Buffer (0x200) content:

28 || 2B DC 84 21 43 02 00 00 00 00 48 DE AC FF FF 01 00 00 00 00 48 DE AC || 06 05 00 00 00 || 01 D8 || 4F DE 52 90 61 F9 C6 F1 || E4 4F

#### 5.8.2.2 Reception

1. MRF24XA receives the following packet through the antenna:

28 || 2B DC 84 21 43 02 00 00 00 00 48 DE AC FF FF 01 00 00 00 00 48 DE AC || 06 05 00 00 00 || 01 D8 || 4F DE 52 90 61 F9 C6 F1 || E4 4F

- 2. MRF24XA configures:
  - SECSUITE to 0x06
  - SECNONCE to 0xAC-DE48000000001000000504, where MSB (0xAC) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1E
  - SECENDINDX to 0x26.
- 3. MRF24XA asserts RXIF (RXSFDIF):
  - Packet accepted by RX filter
  - ACK frame: 05 || 02 10 84 || 05 E2 sent to medium (asserts TXSFD, TXMAIF).
- 4. —
- Host MCU downloads SECKEY 0xC0C1C2C3C4C5C6C7C8C9CACBCCCD-CECF, where LSB (0xCF) is at address 0x40.
- 6. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and 01 D8 is decrypted to 01 CE.
- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9. —
- 10. —
- 11. —
- 12. —
- 13. —
- 14. —
- 15. SW can read the entire frame from Rx Buffer (0x300):

28 || 2B DC 84 21 43 02 00 00 00 00 48 DE AC FF FF 01 00 00 00 00 48 DE AC || 06 05 00 00 00 || 01 CE || 4F DE 52 90 61 F9 C6 F1 || E4 4F || RSVs

### 5.8.3 NWK LAYER SECURITY (TYPE C)

- · Network Configuration: Extended address
- Source address: N/A
- Source PANID: N/A
- Destination address: 0x9897969594939291
- Destination PANID: 0xD2D1
- Network header: 41 41
- Network payload: 14 14
- Network security level: 0x06
- Packet: Data packet

### 5.8.3.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

11 || 01 0C 14 D1 D2 91 92 93 94 95 96 97 98 || 41 41 14 14

- 2. Host MCU configures security materials:
  - SECSUITE register to 0x06
  - SECNONCE register to 0xFDFCFB-FAF9F8F7F6F5F4F3F2F1, where MSB (0xFD) is at address 0x5C
  - SECKEY register to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECHDRINDX register to 0x0E
  - SECPAYINDX register to 0x10
  - SECENDINDX register to 0x11.
- 3. Host MCU issues TXENC.
- 4. MRF24XA performs CCM\* authentication with encryption, where 14 14 is encrypted to 14 DA, and the following MIC tag is attached:
  - 53 99 39 A1 55 C5 D3 F6
- 5. MRF24XA asserts TXENCIF (and IDLEIF).
- 6. —
- 7. —
- 8. Host MCU issues TXST.
- 9. —
- 10. —
- 11. MRF24XA appends CRC: 0x9BC9.
- 12. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA).

TX Buffer (0x200) content:

1B || 01 0C 14 D1 D2 91 92 93 94 95 96 97 98 || 41 41 14 DA 53 99 39 A1 55 C5 D3 F6 || C9 9B

- 5.8.3.2 Reception
- 1. MRF24XA receives the following packet through the antenna:

1B || 01 0C 14 D1 D2 91 92 93 94 95 96 97 98 || 41 41 14 DA 53 99 39 A1 55 C5 D3 F6 || C9 9B

- 2. –
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. —
- 6. —
- 7. —
- 8. —
- 9. -
- 10. Host MCU configures security materials:
  - SECSUITE to 0x06
  - SECNONCE to 0xFDFCFB-FAF9F8F7F6F5F4F3F2F1, where MSB (0xFD) is at address 0x5C
  - SECKEY to 0x0F0E0D0C0B0A0908070605040302010, where 00 is at address 0x40
  - SECHDRINDX to 0x0E
  - SECPAYINDX to 0x10.
- 11. Host MCU issues RXDEC.
- 12. MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one and 14 DA is decrypted to 14 14.
- 13. MRF24XA asserts RXDECIF (and IDLEIF).
- 14. —
- 15. SW can read the entire frame from Rx Buffer (0x300):

1B || 01 0C 14 D1 D2 91 92 93 94 95 96 97 98 || 41 41 14 14 53 99 39 A1 55 C5 D3 F6 || C9 9B || RSVS

### 5.8.4 802.15.4-2006 COMPLIANT FRAME WITH NWK LAYER SECURITY (TYPE D)

- · Network Configuration: Extended address
- Source address: 0x0807060504030201, where LSB (0x01) is at address 0x1F
- Source PANID: 0xC2C1, where LSB (0xC1) is at address 0x29
- Destination address: 0x9897969594939291
- Destination PANID: 0xD2D1
- Network header: 41 41
- Network payload: 14 14
- Network security level: 0x06
- Frame counter: 0x55555555
- · Security level: 0x07
- Packet: Command packet

### 5.8.4.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

20 || 09 DC 14 D1 D2 91 92 93 94 95 96 97 98 C1 C2 01 02 03 04 05 06 07 08 || 07 55 55 55 55 || 41 41 14 14

- 2. Host MCU configures security materials for NWK:
  - SECSUITE register to 0x06
  - SECNONCE register to 0xFDFCFB-FAF9F8F7F6F5F4F3F2F1, where MSB (0xFD) is at address 0x5C
  - SECKEY register to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECHDRINDX register to 0x1D
  - SECPAYINDX register to 0x1F
  - SECENDINDX register to 0x20.
- 3. Host MCU issues TXENC.
- MRF24XA performs CCM\* authentication with encryption, where 41 41 14 14 is encrypted to 41 41 14 DA, and the following MIC tag is attached: 53 99 39 A1 55 C5 D3 F6 MIC-TAG.
- 5. MRF24XA asserts TXENCIF (and IDLEIF).
- Host MCU downloads SECKEY
   0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40.
- 7. Host MCU clears DTSM register.
- 8. Host MCU issues TXST.

- 9. MRF24XA configures:
  - SECSUITE to 0x07
     SECNONCE to
  - 0x08070605040302015555555507, where MSB (0x08) is at address <math display="inline">0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1D
  - SECENDINDX to 0x38.
- 10. MRF24XA performs CCM\* authentication with encryption, where 41 41 14 DA 53 99 39 A1 55 C5 D3 F6 is encrypted to C9 87 C6 D8 7F E4 BD A2 A4 00 89 9F, and the following MIC tag is attached:

B4 E6 9C B1 54 7F 9B B3 4089 77 FB 93 34 E2 D6

- 11. MRF24XA appends CRC: 0x1AA8.
- MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA).

TX Buffer (0x200) content:

3A || 09 DC 14 D1 D2 91 92 93 94 95 96 97 98 C1 C2 01 02 03 04 05 06 07 08 || 07 55 55 55 || C9 87 C6 D8 7F E4 BD A2 A4 00 89 9F B4 E6 9C B1 54 7F 9B B3 40 89 77 FB 93 34 E2 D6 || A8 1A

### 5.8.4.2 Reception

1. MRF24XA receives the following packet through the antenna:

3A || 09 DC 14 D1 D2 91 92 93 94 95 96 97 98 C1 C2 01 02 03 04 05 06 07 08 || 07 55 55 55 || C9 87 C6 D8 7F E4 BD A2 A4 00 89 9F B4 E6 9C B1 54 7F 9B B3 40 89 77 FB 93 34 E2 D6 || A8 1A

- 2. MRF24XA configures:
  - SECSUITE to 0x07
  - SECNONCE to 0x08070605040302015555555507, where MSB (0x08) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1D
  - SECENDINDX to 0x38.
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. Host MCU configures SECKEY

0xC0C1C2C3C4C5C6C7C8C9CACBCCCD-CECF, where LSB (0xCF) is at address 0x40.

- 6. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and C9 87 C6 D8 7F E4 BD A2 A4 00 89 9F is decrypted to 41 41 14 DA 53 99 39 A1 55 C5 D3 F6

- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9.
- 10. Host MCU configures security materials:
  - SECSUITE to 0x06
  - SECNONCE to 0xFDFCFB-
    - FAF9F8F7F6F5F4F3F2F1, where MSB (0xFD) is at address 0x5C
  - SECKEY to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECHDRINDX to 0x1D
  - SECPAYINDX to 0x1F.
- 11. Host MCU issues RXDEC.
- 12. MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and 14 DA is decrypted to 14 14.
- 13. MRF24XA asserts RXDECIF (and IDLEIF).
- 14. –
- 15. SW can read the entire frame from the RxBuffer (0x300):

3A || 09 DC 14 D1 D2 91 92 93 94 95 96 97 98 C1 C2 01 02 03 04 05 06 07 08 || 07 55 55 55 55 || 41 41 14 14 53 99 39 A1 55 C5 D3 F6 B4 E6 9C B1 54 7F 9B B3 40 89 77 FB 93 34 E2 D6 || A8 1A || RSVs

- 5.8.5 802.15.4-2003 COMPLIANT FRAME (TYPE A)
- Network Configuration: Extended address, PAN compression
- Source address: 0x0807060504030201, where 01 is at address 0x1F
- PANID: 0x3412 where 12 is at address 0x29
- · Payload: FF
- Frame counter: 0x0403020100
- Key sequence counter: 0x12
- Security level: CCM-32 (SecLevel: 0x05)
- · Packet: Data packet

#### 5.8.5.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

- 2. —
- 3. —
- 4. —
- 5. —
- 6. Host MCU configures SECKEY:
  - 0x000102030405060708090A0B0C0D0E0F, where LSB (0x0F) is at address 0x40.
- 7. Host MCU clears DTSM.
- 8. Host MCU issues TXST.
- 9. MRF24XA configures:
  - SECNONCE to 0x01020304050607080102030405, where MSB (0x01) is at address 0x5C
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x1B
  - SECENDINDX to 0x1B.
- 10. MRF24XA performs CCM\* authentication with encryption, where FF is encrypted to AC, and the following MIC tag is attached:

FC 30 DB BD

- 11. MRF24XA appends CRC: 0xEB32.
- 12. MRF24XA transmits the packet to the medium.
  - Different IF is received based on the register settings (for example, TX with CSMA).


TX Buffer (0x200) content:

# 6.0 PROPRIETARY FRAME FORMAT AND FRAME PROCESSING

# 6.1 Proprietary MAC Frame Configuration

Figure 6-1 shows the proprietary MAC header structure. Figure 6-2 shows the specific format of Acknowledge frame. The frame buffer is written first with the LENGTH field byte, and then followed by the FrameCtrl field. An optional Acknowledge Info field is sent before the SEQUENCE.

### FIGURE 6-1: PROPRIETARY MAC HEADER STRUCTURE



# 6.2 Frame Types

# TABLE 6-1: FRAME TYPES (BOTH PROTOCOLS)


Frame Type	IEEE	Mi-Wi	Description
Data	001	01	Filtered by DATAREJ
Command	011	11	Filtered by CMDREJ First byte of payload (Command) is never encrypted.
Ack	010	10	Acknowledge Frame Must be generated by the receiver (from SW or HW) if AckReq = 1 in the last received frame, using the same sequence number. Acknowledge Frame is generated by hardware (AUTOACKEN = 1). If this is the case, it is not loaded to the TX frame buffer. AUTOACKEN = 1 requires CRCSZ = 1 on both the transmitter and the receiver side.
Beacon	000 (limited HW support)	N/A	Filtered by BCREJ Otherwise, this device does not provide support for parsing on Beacon frames. Security processing requires adjusting the payload index (SECPAYINDX). Beacon frames are only used with broadcast addressing.

© 2015 Microchip Technology Inc.

Frame Type	IEEE	Mi-Wi	Description
Streaming	N/A	00	TRXMODE= 01 by transmitter TRXMODE= 10 by receiver The two buffers are handled by alternating between the two to service a single direction. Security parsing makes no distinction between Streaming frames and Data frames. Streaming frames are never acknowledged.

#### TABLE 6-1: FRAME TYPES (BOTH PROTOCOLS) (CONTINUED)

### FIGURE 6-2: PROPRIETARY MAC HEADER STRUCTURE: ACKNOWLEDGE FRAME



### 6.3 Addressing in Proprietary Framing Mode

The following fields are handled using these examples:

- Header
- · Sequence number
- Address
- Data/Command
- CRC
- Inferred Destination Addressing: The Destination Address participates in the CRC computation as part of the frame, but it is omitted from the frame that is sent into the air.

ADDR.	REGISTER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x10	MACCON1	TRXMO	DE<1:0>	AI	DDRSZ<2:	)>	CRCSZ	FRMFMT	SECFLAGOVR
0x1F	ADDR1				AD	DR<7:0>			
0x20	ADDR2				ADI	)R<15:8>			
0x21	ADDR3				ADD	R<23:16>	•		
0x22	ADDR4				ADD	R<31:24>	•		
0x23	ADDR5		ADDR<39:32>						
0x24	ADDR6		ADDR<47:40>						
0x25	ADDR7	ADDR<55:48>							
0x26	ADDR8		ADDR<63:56>						

### TABLE 6-2: RELEVANT REGISTERS FOR PROPRIETARY MODE ADDRESSING

**Legend:** r = Reserved, read as '0'.

#### TABLE 6-3: EXAMPLE CONFIGURATION

TX and RX Common	ADDRSZ<2:0>= 101 => (means that ADDR<63:40> is not used)
TX (Source) Configuration	ADDR<63:0>= 0xxxxx060504030201 (4 MSBs not used) SHADDR<15:0> = xx xx (not used) PANID <15:0> = xx xx (not used)
RX (Destination) Configuration	ADDR<63:0>= 0xxxxx969594939291 (4 MSBs not used) SHADDR<15:0> = xx xx (not used) PANID <15:0> = xx xx (not used)
FrameCtrl	Type<1:0>   Broadcast  0   0   0   DAPrsnt   SAPrsnt Type is not Acknowledge (not = 00)
Frame	Length   FrameCtrl   Sequence++   DEST   SRC   Payload   (CRC)

#### TABLE 6-4: LEGAL DESTINATION ADDRESSING OPTIONS USING THE EXAMPLE

Ontional	Broadcast	Unicast				
Options:	Broaucast	ADDRSZ<2:0>	Inferred			
Example DEST.	_	0x969594939291	_			
Туре	XX	xx	xx			
Broadcast	1	0	0			
DAPrsn	x	1	0			
ADDRSZ<2:0>	XXX	3'b101	xxx			
CRCSZ	x	XX	1			

#### TABLE 6-5: LEGAL SOURCE ADDRESSING OPTIONS USING THE EXAMPLE

Ontional	Unicast				
Options:	ADDRSZ<2:0>	Inferred			
Example SRC.	0x060504030201	—			
Туре	ХХ	ХХ			
SAPrsnt	0	0			
ADDRSZ<2:0>	3'b101	XXX			

<sup>© 2015</sup> Microchip Technology Inc.

-1: RXFIL	TER (RX FIL	TER REGIS	TER)		ADI	DRESS: <mark>0x18</mark>
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CRCREJ	CMDREJ	DATAREJ	UNIREJ	NOTMEREJ	BCREJ	NSTDREJ
						bit 0
Readable bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
Out of Scope						
CMDREJ: Co	mmand Frame	Reject Enable	e bit			
Setting this bi	t enables the u	ser to reject all	l packets with F	rameCtrl <type< td=""><td>&gt; equal to Cor</td><td>nmand.</td></type<>	> equal to Cor	nmand.
		-				
Setting this bi	t enables the u	ser to reject all	l packets with F	rameCtrl <type< td=""><td>&gt; equal to Dat</td><td>a.</td></type<>	> equal to Dat	a.
<ul><li>1 = Reject all Data packets</li><li>0 = Disable Data Frame Rejection</li></ul>						
Out of Scope						
	R/W-1 CRCREJ = Readable bit POR Out of Scope CMDREJ: Co Setting this bi 1 = Reject all 0 = Disable C DATAREJ: Da Setting this bi 1 = Reject all 0 = Disable D	R/W-1       R/W-1         CRCREJ       CMDREJ         = Readable bit       W = Writable         POR       '1' = Bit is set         Out of Scope       '1' = Bit is set         Out of Scope       CMDREJ: Command Frame         Setting this bit enables the u       1 = Reject all Command pace         0 = Disable Command Frame       DATAREJ: Data Frame Reject         Setting this bit enables the u       1 = Reject all Data packets	R/W-1       R/W-1       R/W-1         CRCREJ       CMDREJ       DATAREJ         = Readable bit       W = Writable bit       POR         POR       '1' = Bit is set         Out of Scope       CMDREJ: Command Frame Reject Enable         Setting this bit enables the user to reject al         1 = Reject all Command Packets         0 = Disable Command Frame Reject Enable bit         DATAREJ: Data Frame Reject Enable bit         Setting this bit enables the user to reject al         1 = Reject all Data packets	R/W-1       R/W-1       R/W-1       R/W-1         CRCREJ       CMDREJ       DATAREJ       UNIREJ         = Readable bit       W = Writable bit       U = Unimplem         POR       '1' = Bit is set       '0' = Bit is cleater         Out of Scope       CMDREJ: Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with F         1 = Reject all Command packets       0         0 = Disable Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with F         1 = Reject all Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with F         1 = Reject all Data Frame Reject Enable bit	R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         CRCREJ       CMDREJ       DATAREJ       UNIREJ       NOTMEREJ         = Readable bit       W = Writable bit       U = Unimplemented bit, read         POR       '1' = Bit is set       '0' = Bit is cleared         Out of Scope       CMDREJ: Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with FrameCtrl <type< td="">         1 = Reject all Command packets       0         0 = Disable Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with FrameCtrl<type< td="">         1 = Reject all Command Frame Rejection         DATAREJ: Data Frame Reject Enable bit         Setting this bit enables the user to reject all packets with FrameCtrl<type< td="">         1 = Reject all Data packets         1 = Reject all Data packets</type<></type<></type<>	R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         CRCREJ       CMDREJ       DATAREJ       UNIREJ       NOTMEREJ       BCREJ         E       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkr         Out of Scope       CMDREJ: Command Frame Reject Enable bit       Setting this bit enables the user to reject all packets with FrameCtrl <type> equal to Cor         1 = Reject all Command packets       0       Disable Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with FrameCtrl<type> equal to Cor         1 = Reject all Command Frame Reject Enable bit         Setting this bit enables the user to reject all packets with FrameCtrl<type> equal to Dat         1 = Reject all Data packets         1 = Reject all Data packets</type></type></type>

#### 6.3.1 INFERRED DESTINATION ADDRESSING

Inferred destination addressing is indicated in the Proprietary frame format through the combination of DAddrPresent = 0 and Broadcast = 0 flags in the frame header (FrameControl field) and CRCSZ = 1 in the MACCON1 register.

The transmitter calculates the CRC over the complete frame, see Figure 6-3, but drops the Destination Address (DAddr) from the transmitted one, see Figure 6-4. The receiver checks the CRC with its own address inserted. In the case of a match the frame is

accepted, otherwise it is silently discarded. This way CRC filtering takes over the role of Address-Match filtering.


As the framing overhead becomes shorter, the dutycycle of the radio gets decreased or the throughput gets increased. Therefore, the energy consumed by sending a single byte can outweigh the energy budget of hundreds of MCU byte-operations, the impact on battery life is straightforward.

Note that in case of Inferred DA, the ACKINFO field is mandatory when AckReq = 1. Otherwise, the ACKINFO field is only mandatory if ADPTDREN = 1 or ADPTCHEN = 1.

#### FIGURE 6-3: INFERRED DESTINATION ADDRESS MODE

Transmitter co	nstructs the fra	ame <sup>(1)</sup>							
FrameCtrl	SeqNo	DAddr	SAddr	Payload					
DAddr present = False									
Frame sent int	o the air witho	ut the DAddr fi	eld	V					
FrameCtrl	SeqNo	SAddr	Payload	CRC					
Receiver chec	ks the CRC us	ing its own no	de address						
FrameCtrl	SeqNo	NAddr	SAddr	Payload					
	indicated fram and source add			extent. SeqNo	and SAddr refer to sequence num-				

# 6.4 Security Material Retrieval Support with Proprietary Frames




As the MacPayIndex and NetPayIndex fields can point anywhere in the frame (within the range of pointer representation), it is the arbitrary choice of the application weather the Nonce and the Security Suite is included in the frame or not.

# 6.5 Security Processing of Transmitted Proprietary Frames

Setting TXST triggers automatic security processing and frame sending as an uninterrupted sequence as shown in Figure 6-5. which is triggered by TXENC is only required when both NWK layer and MAC layer security are applied, see Figure 6-6. In this case, TXENC is set to perform NWK layer security and TXENCIF must be awaited, then MAC security is configured and TXST is set to launch the MAC security processing and sending.


BUF1TXPP, BUF2TXPP, TXENC, and TXST can trigger security functions as shown in Figure 6-5 and Figure 6-6, where BUF1TXPP and BUF2TXPP are both used for debug. The respective interrupts are generated on completion and the device automatically clears the aforementioned triggering bits. Figure 6-5 illustrates the conditions for security material retrieval.

#### FIGURE 6-5: TRANSMIT SECURITY PROCESSING WHEN FRMFMT = 1 (PROPRIETARY– FORMAT)



© 2015 Microchip Technology Inc.


# FIGURE 6-6: TRANSMITTER TXENC PROCESSING WHEN FRMFMT = 1 (PROPRIETARY – FORMAT)



## 6.6 Security Processing of Received Proprietary Frames

Receive security is always performed when RXDEC is set and awaits RXDECIF or RXTAGIF as it is not automatically triggered. If both MAC and NWK layer security are applied, then both must be processed in this order when RXDEC is set for a second time after updating the security material correctly. Figure 6-7 shows the security functions triggered by RXDEC. The respective interrupts are generated on completion and the device automatically clears the RXDEC.





<sup>© 2015</sup> Microchip Technology Inc.

# 6.7 Security Procedure for Proprietary Frames

Provided that SecEn is set (1) in the MHR, three levels of security processing are possible, based on the SecLayer<1:0> bits carried in the AuxSecHdr<1:0> field of a given frame: 00-MAC only, 01-NWK only, 10-MAC and NWK.

#	Processing Step	Steps per each Security Case		
		MAC only	NWK only	MAC + NWK layer
1	Host MCU constructs the frame and loads the buffer.	SecEn = 1	SecEn = 1	SecEn = 1
2	For NWK security processing, Host MCU configures:	No NWK layer security	SECKEY SECSUITE NONCE	SECKEY SECSUITE NONCE
3	Host MCU triggers security processing without sending.		No TXENC.	Host: TXENC $\leftarrow 1$
4	Device performs the security processing for NWKlayer if TXENC is set. SECPAYINDX, SECHDRINDX are filled in from NetHdrIn- dex, NetPayIndex, respectively. SECENDINDX initially points at the last payload byte. LENGTH and SECENDINDX are updated if MIC tag is appended. TXSZIF if size runs over 127 bytes.			NWK layer security SECPAYINDX SECHDRINDX LENGTH, SECENDINDX
5	Host MCU awaits TXENCIF interrupt, indicating completion. Device clears TXENC.			TXENCIF ←1 TXENC ← 0
6	For MAC security processing, Host MCU configures:	SECKEY SECSUITE NONCE	No MAC security.	SECKEY SECSUITE NONCE
7	Host MCU triggers Security processing and sending.	Host: TXST ←1	Host: TXST ←1	Host: TXST $\leftarrow 1$
8	If SecEn = 1 and DTSM = 0 then the device config- ures the SEC*INDX registers using MacPayIndex, MacHdrIndex and the LENGTH field.	SECHDRINDX SECPAYINDX SECENDINDX	_	SECHDRINDX SECPAYINDX SECENDINDX
9	Device performs the security processing for the indicated layer: LENGTH is adjusted if MAC or NWK layer MIC tag is appended. TXSZIF if size run over 127 bytes.	MAC layer security LENGTH if MIC added	NWK layer security LENGTH if MIC added	MAC layer security LENGTH if MIC added
10	LENGTH is adjusted as CRC is appended (if CRCSZ = 1). TXSZIF if size run over 127 bytes.	LENGTH, CRC		
11	Frame is sent.	TXIF (if no TXSZIF or FRMIF) TXST ← 0		

TABLE 6-6:	SECURED FRAME TRANSMISSION	(PROPRIETARY MAC FORMAT)
IADLE 0-0.	SECORED FRAME TRANSMISSION	

#	Processing Step	Steps per each Security Case			
		MAC only	NWK only	MAC + NWK layer	
-2	Device parses the SecEn bit in the FrameCtrl.	SecEn = 1	SecEn = 1	SecEn = 1	
-1	For MAC security processing, the device config- ures the SECHDRINDX, SECPAYINDX based on the Auxiliary Security Header, as well as the SECENDINDX based on the LENGTH field.	SEC*INDX from MacHdrIndex, MacPayIndex and the LENGTH	SEC*INDX from NetHdrIndex, Net- PayIndex and the LENGTH	SEC*INDX from MacHdrIndex, MacPayIndex and the LENGTH	
0	Valid frame received and accepted by RXFILTER.	RXIF = 1, RXBUFFUL = 1, (RXSFDIF = 1)			
1	Host MCU reads the frame header to check SecEn, SecLayer, source address, and so on.	Read frame header from buffer.			
2	For MAC security processing, the Host MCU must load the following:	SECKEY NONCE SECSUITE	No MAC layer security	SECKEY NONCE SECSUITE	
3	Host MCU starts MAC security processing by set- ting RXDEC.	Host: RXDEC ←1		Host: RXDEC ←1	
4	Device performs MAC layer security.	MAC layer security		MAC layer security	
5	If SecLayer = 10 then SEC*INDX are filled in preparation for network layer security processing following in the sequel.	_		SEC*INDX from NetHdrIndex, Net- PayIndex and the MAC layer MIC-posi- tion (if present)	
6	If Authentication fails then RXTAGIF is generated otherwise the security operation is successful and RXDECIF is generated. Device clears RXDEC.	RXDECIF (or RXTAGIF) RXDEC ← 0		RXDECIF (or RXTAGIF) RXDEC ← 0	
7	SW examines RXTAGIF. If set, SW aborts further processing and frees the buffer by clearing RXBUFFUL.	RXTAGIF ←1		<b>RXTAGIF</b> $\leftarrow 1$	
8	For NWK security processing, the Host MCU must load the following:	No NWK layer security	SECKEY SECSUITE NONCE	SECKEY SECSUITE NONCE	
9	Host MCU starts NWK security processing by set- ting RXDEC.		Host: RXDEC ←1	Host: RXDEC ←1	
10	Device performs NWK layer security processing. (No figure).		NWK layer security	NWK layer security	
11	If Authentication fails then RXTAGIF is generated. Otherwise, the security operation is successful and RXDECIF is generated. Device clears RXDEC.		RXDECIF (or RXTAGIF) RXDEC ← 0	RXDECIF (or RXTAGIF) RXDEC ← 0	
12	SW examines RXTAGIF. If set, SW aborts further processing and frees the buffer by clearing RXBUFFUL.		RXTAGIF ←1	RXTAGIF ←1	
13	SW reads the payload from the buffer.			—	
14	SW clears the RXBUFFUL to free the buffer.		<b>RXBUFFUL</b> $\leftarrow$ 0		

### TABLE 6-7: SECURED FRAME RECEPTION (PROPRIETARY MAC FORMAT)

<sup>© 2015</sup> Microchip Technology Inc.

# 6.8 Security Examples

This section provides examples for Proprietary mode framing.

6.8.1 MAC LAYER SECURITY EXAMPLE 1

- Network Configuration: Address size is 8 bytes
- Source address: 0x0807060504030201, where LSB (0x01) is at address 0x1F
- Destination address: 0x9897969594939291
- · Payload: BA BA
- MAC security level: 0x04
- MAC security indices: Only encode from the second payload
- Packet: Data packet

#### 6.8.1.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

15 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 54 || BA BA

- 2.
- 3. —
- 4. —
- 5. —
- 6. Host MCU configures:
  - SECSUITE to 0x04
    - SECKEY to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 7. Host MCU sets the TXST register
- 8. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x15
  - SECENDINDX to 0x15.
- MRF24XA performs CCM\* encryption, where BA BA is encrypted to BA F7.
- 10. MRF24XA appends CRC: 0x9D0A.

 MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). TX Buffer (0x200) content:

17 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 54 || BA F7 || 0A 9D

- 6.8.1.2 Reception
- 1. MRF24XA receives the following packet through the antenna:

17 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 54 || BA F7 || 0A 9D

- 2. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x15
  - SECENDINDX to 0x15.
- MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. –
- 5. Host MCU configures:
  - SECSUITE to 0x04
  - SECKEY to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 6. Host MCU issues RXDEC.
- 7. MRF24XA performs CCM\* decryption, where BA F7 is decrypted to BA BA.
- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9. —
- 10. —
- 11. —
- 12. —
- 13. —
- 14. —
- 15. —
- 16. SW read the entire frame from RX Buffer (0x300):

17 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 54 || BA BA || 0A 9D || RSVs

# 6.8.2 MAC LAYER SECURITY EXAMPLE 2

- Network Configuration: Address size is 8 bytes, Inferred destination addressing
- Source address: 0x0807060504030201, where LSB (0x01) is at address 0x1F
- Destination address: 0x9897969594939291
- Payload: BA BA
- MAC security level: 0x07
- MAC security indices: Only encode from the second payload
- Packet: Data packet

# 6.8.2.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

15 || 09 55 91 92 93 94 95 96 97 98 || 34 || BA BA

Always encode Security Indices with DA present in AUXSECHDR!

- 2. —
- 3. —
- 4. —
- 5. —
- 6. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100,
  - where LSB (0x00) is at address 0x40 - SECNONCE 0x08070605040302015555555566, where
  - MSB (0x08) is at address 0x5c.
- 7. Host MCU issues TXST.
- 8. MRF24XA configures
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x0D
  - SECENDINDX to 0x0D.
- MRF24XA performs CCM\* authentication with encryption, where BA BA is encrypted to BA F7, and the following MIC tag is attached:

00 11 6C 8C 59 02 66 AC 5B DC 2D 30 21 1E D0 0C

10. MRF24XA appends CRC: 0xA2D2.

11. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). Packet transmitted to the medium:

17 || 09 55 || 34 || BA F7 || 00 11 6C 8C 59 02 66 AC 5B DC 2D 30 21 1E D0 0C || D2 A2

TX Buffer (0x200) content:

1F || 09 55 91 92 93 94 95 96 97 98 || 34 || BA F7 || 00 11 6C 8C 59 02 66 AC 5B DC 2D 30 21 1E D0 0C || D2 A2

# 6.8.2.2 Reception

1. MRF24XA receives the following packet through the antenna:

17 || 09 55 || 34 || BA F7 || 00 11 6C 8C 59 02 66 AC 5B DC 2D 30 21 1E D0 0C || D2 A2

- 2. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x0D (inferred DA is considered)
  - SECENDINDX to 0x15.
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. Host MCU configures:
- SECSUITE to 0x07
- SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
- SECNONCE to 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 6. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and BA F7 is decrypted to BA BA.
- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9. —
- 10. —
- 11. —
- 12. —
- 13. —
- 14. —
- 15. SW read the entire frame from RX Buffer (0x300):

17 || 09 55 || 34 || BA BA || 00 11 6C 8C 59 02 66 AC 5B DC 2D 30 21 1E D0 0C || D2 A2 || RSVs

# 6.8.3 MAC LAYER SECURITY EXAMPLE 3

- Network Configuration: Address size is 1 byte, Inferred destination addressing
- Source address: 0x01 (is at address 0x1F)
- Destination address: 0x91
- · Payload: BA BA
- MAC security level: 0x07
- MAC security indices: Only encode from the second payload
- Packet: Data packet

# 6.8.3.1 Transmission

- 1. Host MCU constructs the frame and loads the buffer: 06 || 09 55 91 || 18 || BA BA. Always encode security indices with DA present in AUXSECHDR!
- 2. —
- 3. —
- 4. —
- 5. –
- 6. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 7. Host MCU issues TXST.
- 8. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x06
  - SECENDINDX to 0x06.
- 9. MRF24XA performs CCM\* authentication with encryption, where BA BA is encrypted to BA F7, and the following MIC tag is attached:

35 84 FC 4F 1B 92 36 D2 8F D5 D8 B6 68 79 6A 13

- 10. MRF24XA appends CRC: 0x23A9.
- 11. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). Packet transmitted to the medium:

17 || 09 55 || 18 || BA F7 || 35 84 FC 4F 1B 92 36 D2 8F D5 D8 B6 68 79 6A 13 || A9 23

TX Buffer (0x200) content:

18 || 09 55 91 || 18 || BA F7 || 35 84 FC 4F 1B 92 36 D2 8F D5 D8 B6 68 79 6A 13 || A9 23

#### 6.8.3.2 Reception

1. MRF24XA receives the following packet through the antenna:

17 || 09 55 || 18 || BA F7 || 35 84 FC 4F 1B 92 36 D2 8F D5 D8 B6 68 79 6A 13 || A9 23

- 2. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x06 (inferred DA is considered)
  - SECENDINDX to 0x15.
- MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 6. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and BA F7 is decrypted to BA BA.
- 8. MRF24XA asserts RXDECIF (and IDLEIF).
- 9. —
- 10. —
- 11. —
- 12. —
- 13. —
- 14. —
- 15. SW read the entire frame from RX Buffer (0x300):

17 || 09 55 || 18 || BA BA || 35 84 FC 4F 1B 92 36 D2 8F D5 D8 B6 68 79 6A 13 || A9 23 || RSVs

#### 6.8.4 NWK LAYER SECURITY EXAMPLE 1

- Network Configuration: Address size is 8 bytes
- Source address: 0x0807060504030201, where LSB (0x01) is at address 0x1F
- Destination address: 0x9897969594939291
- Network header: BA BA
- Network payload: AB AB
- NET security level: 0x01
- Packet: Data packet

#### 6.8.4.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

15 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA AB AB

- 2. Host MCU configures:
  - SECSUITE to 0x01
  - SECKEY to

0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40

- SECNONCE 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 3. —
- 4. —
- 5. —
- 6. —
- 7. Host MCU issues TXST.
- 8. MRF24XA configures:
  - SECHDRINDX to 0x15
  - SECPAYINDX to 0x17
  - SECENDINDX to 0x18.
- MRF24XA performs CCM\* authentication, where the following MIC tag is attached:

FB 17 32 26

- 10. MRF24XA appends CRC: 0xAA70.
- MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA).

TX Buffer (0x200) content:

1E || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA FB 17 32 26 || 70 AA

#### 6.8.4.2 Reception

1. MRF24XA receives the following packet through the antenna:

1E || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA FB 17 32 26 || 70 AA

- 2. MRF24XA configures:
  - SECHDRINDX to 0x15
  - SECPAYINDX to 0x17
  - SECENDINDX to 0x18.
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. —
- 6. —
- 7. —
- 8. —
- 9. —
- 10. —
- 11. Host MCU configures:
  - SECSUITE to 0x04
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 12. Host MCU issues RXDEC.
- 13. MRF24XA performs CCM\* de-authentication, where the MIC tag is compared against the received one.
- 14. MRF24XA asserts RXDECIF (and IDLEIF).
- 15. —
- 16. SW read the entire frame from RX Buffer (0x300):

1E || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA FB 17 32 26 || 70 AA || RSVs

#### 6.8.5 NWK LAYER SECURITY EXAMPLE 2

- Network Configuration: Address size is 8 bytes, Inferred destination addressing
- Source address: 0x0807060504030201 where LSB (0x01) is at address 0x1F
- Destination address: 0x9897969594939291
- Network header: BA BA
- · Network payload: AB AB
- · Security level: 0x07
- · Packet: Data packet

#### 6.8.5.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

15 || 89 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA AB AB

- 2. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 3. —
- 4. —
- 5. —
- 6. —
- 7. Host MCU issues TXST.
- 8. MRF24XA configures:
  - SECHDRINDX to 0x15
  - SECPAYINDX to 0x17
  - SECENDINDX to 0x18.
- MRF24XA performs CCM\* authentication and encryption, where BA BA AB AB is encrypted to BA BA E6 E5, and the following MIC tag is attached:

77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8

- 10. MRF24XA appends CRC: 0x55C1.
- 11. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). Packet transmitted to the medium:

22 || 89 55 01 02 03 04 05 06 07 08 || 55 2E || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || C1 55

TX Buffer (0x200) content:

2A || 89 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 55 2E || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || C1 55

#### 6.8.5.2 Reception

1. MRF24XA receives the following packet through the antenna:

22 || 89 55 01 02 03 04 05 06 07 08 || 55 2E || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || C1 55

- 2. MRF24XA configures:
  - SECHDRINDX to 0x15 (inferred DA is considered)
  - SECPAYINDX to 0x17 (inferred DA is considered)
  - SECENDINDX to 0x20.
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. —
- 6. —
- 7. —
- 8. —
- 9. —
- 10. —
- 11. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 12. Host MCU issues RXDEC.
- 13. MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and BA BA E6 E5 is decrypted to BA BA AB AB.
- 14. MRF24XA asserts RXDECIF (and IDLEIF).
- 15. —
- 16. SW read the entire frame from RX Buffer (0x300):

22 || 89 55 01 02 03 04 05 06 07 08 || 55 2E || BA BA AB AB 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || C1 55 || RSVs

#### 6.8.6 NWK LAYER EXAMPLE 3

- Network Configuration: Address size is 1 byte, Inferred destination addressing
- Source address: 0x01 (is at address 0x1F)
- Destination address: 0x91
- Network header: BA BA
- · Network payload: AB AB
- · Security level: 0x07
- · Packet: Data packet

#### 6.8.6.1 Transmission

- 1. Host MCU constructs the frame and loads the buffer: 0A || 89 55 91 01 || 1D 12 || BA BA AB AB
- 2. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 3. –
- 4. —
- 5. —
- 6. –
- 7. Host MCU issues TXST.
- 8. MRF24XA configures:
  - SECHDRINDX to 0x07
  - SECPAYINDX to 0x09
  - SECENDINDX to 0x0A.
- MRF24XA performs CCM\* authentication and encryption, where BA BA AB AB is encrypted to BA BA E6 E5, and the following MIC tag is attached:

77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8

- 10. MRF24XA appends CRC: 0xCD05.
- 11. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). Packet transmitted to the medium:

1B || 89 55 01 || 1D 12 || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || 05 CD

TX Buffer (0x200) content:

1C || 89 55 91 01 || 1D 12 || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || 05 CD

#### 6.8.6.2 Reception

1. MRF24XA receives the following packet through the antenna:

1B || 89 55 01 || 1D 12 || BA BA E6 E5 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || 05 CD

- 2. MRF24XA configures:
  - SECHDRINDX to 0x07 (inferred DA is considered)
  - SECPAYINDX to 0x09 (inferred DA is considered)
  - SECENDINDX to 0x19.
- MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. —
- 6. —
- 7. —
- 8. —
- 9. —
- 10. —
- 11. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 12. Host MCU issues RXDEC.
- 13. MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and BA BA E6 E5 is decrypted to BA BA AB AB.
- 14. MRF24XA asserts RXDECIF (and IDLEIF).
- 15. —
- 16. SW read the entire frame from the RX Buffer (0x300):

1B || 89 55 01 || 1D 12 || BA BA BA BA 77 FE 46 E2 D4 0E 1D C6 34 D9 34 36 4F 28 2F D8 || 05 CD || RSVs

<sup>© 2015</sup> Microchip Technology Inc.

#### 6.8.7 MAC AND NWK LAYER SECURITY EXAMPLE 1

- · Network Configuration: Address size is 8 bytes
- Source address: 0x0807060504030201, where LSB (0x01) is at address 0x1F
- Destination address: 0x9897969594939291
- · Payload: BA BA
- · Network header: AB
- Network payload: AB
- Network security level: 0x07
- MAC security level: 0x03
- MAC security indices: Only encode from the second payload
- Packet: Data packet

#### 6.8.7.1 Transmission

1. Host MCU constructs the frame and loads the buffer:

19 || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 5E 18 19 || BA BA AB AB

- 2. Host MCU configures:
  - SECSUITE to 0x07
    - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
    - SECNONCE 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 3. Host MCU issues TXENC.
- 4. MRF24XA configures:
  - SECHDRINDX to 0x18
  - SECPAYINDX to 0x19
  - SECENDINDX to 0x19.
- 5. MRF24XA performs CCM\* authentication with encryption, where AB AB is encrypted to AB E6, and the following MIC tag is attached:

AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D

- 6. MRF24XA asserts TXENCIF (and IDLEIF).
- 7. Host MCU configures:
  - SECSUITE to 0x03
     SECKEY to 0xFFFEFDFCFB-FAF9F8F7F6F5F4F3F2F1F0, where LSB (0xF0) is at address 0x40
  - SECNONCE 0xF8F7F6F5F4F3F2F1555555556, where (0xF8) is at address 0x5c.
- 8. Host MCU issues TXST.

- 9. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x17
  - SECENDINDX to 0x29.
- 10. MRF24XA performs CCM\* authentication, where the following MIC tag is attached:
  05 15 AB 5F 6C 7D 5C 70 6C 96 91 C0 34 E5 18 0D
- 11. MRF24XA appends CRC: 0x717B.
- 12. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA).

TX Buffer (0x200) content:

3B || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 5E 18 19 || BA BA AB E6 AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D 05 15 AB 5F 6C 7D 5C 70 6C 96 91 C0 34 E5 18 0D || 7B 71

#### 6.8.7.2 Reception

1. MRF24XA receives the following packet through the antenna:

3B || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 5E 18 19 || BA BA AB E6 AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D 05 15 AB 5F 6C 7D 5C 70 6C 96 91 C0 34 E5 18 0D || 7B 71

- 2. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x17
  - SECENDINDX to 0x39.
- 3. MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. —
- 5. Host MCU configures:
  - SECSUITE to 0x03
  - SECKEY to 0xFFFEFDFCFB-FAF9F8F7F6F5F4F3F2F1F0, where LSB (0xF0) is at address 0x40
  - SECNONCE 0xF8F7F6F5F4F3F2F1555555556, where MSB (0xF8) is at address 0x5c.
- 6. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication, where the MIC tag is compared against the received one.
- 8. MRF24XA configures:
  - SECHDRINDX to 0x18
  - SECPAYINDX to 0x19
  - SECENDINDX to 0x29.
- 9. MRF24XA asserts RXDECIF (and IDLEIF).
- 10. —

- 11. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x08070605040302015555555566, where MSB (0x08) is at address 0x5c.
- 12. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and AB E6 is decrypted to AB AB.
- 14. MRF24XA asserts RXDECIF (and IDLEIF).
- 15. –
- 16. SW read the entire frame from the RX Buffer (0x300):

3B || C9 55 91 92 93 94 95 96 97 98 01 02 03 04 05 06 07 08 || 5E 18 19 || BA BA AB AB AB AB 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D 05 15 AB 5F 6C 7D 5C 70 6C 96 91 C0 34 E5 18 0D || 7B 71 || RSVs

#### 6.8.8 MAC AND NWK LAYER SECURITY EXAMPLE 2

- Network Configuration: Address size is 4 bytes, Inferred destination addressing
- Source address: 0x04030201 where LSB (0x01) is at address 0x1F
- Destination address: 0x94939291
- · Payload: BA BA
- Network header: AB
- · Network payload: AB
- · Network security level: 0x07
- MAC security level: 0x07
- MAC security indices: Only encode from the second payload
- Packet: Data packet
- 6.8.8.1 Transmission
- 1. Host MCU constructs the frame and loads the buffer:

11 || 89 55 91 92 93 94 01 02 03 04 || 3E 10 11 || BA BA AB AB

- 2. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A09080706050403020100, where LSB (0x00) is at address 0x40
  - SECNONCE 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 3. Host MCU issues TXENC.
- 4. MRF24XA configures:
  - SECHDRINDX to 0x10
  - SECPAYINDX to 0x11
  - SECENDINDX to 0x11.
- 5. MRF24XA performs CCM\* authentication with encryption, where AB AB is encrypted to AB E6, and the following MIC tag is attached:

AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D

- 6. MRF24XA asserts TXENCIF (and IDLEIF).
- 7. Host MCU configures:
  - SECSUITE to 0x03
  - SECKEY to 0xFFFEFDFCFB-FAF9F8F7F6F5F4F3F2F1F0, where LSB (0xF0) is at address 0x40
  - SECNONCE 0xF8F7F6F5F4F3F2F1555555556, where (0xF8) is at address 0x5c.
- 8. Host MCU issues TXST.

- 9. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x0F
  - SECENDINDX to 0x21
- MRF24XA performs CCM\* authentication with encryption, where BA BA AB E6 AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D is encrypted to BA A2 6D 3C 78 90 8F 99 BB E6 6B 29 CC AF A1 6F 14 9B 0D 7A, and the following MIC tag is attached:

23 EB C5 73 E8 44 DA 0E 8D D7 9C E7 06 E1 BD C2

- 11. MRF24XA appends CRC: 0xF9B3.
- 12. MRF24XA transmits the packet to the medium. Different IF is received based on the register settings (for example, TX with CSMA). Packet transmitted to the medium:

2F || 89 55 01 02 03 04 || 3E 10 11 || BA A2 6D 3C 78 90 8F 99 BB E6 6B 29 CC AF A1 6F 14 9B 0D 7A 23 EB C5 73 E8 44 DA 0E 8D D7 9C E7 06 E1 BD C2 || B3 F9

TX Buffer (0x200) content:

33 || 89 55 91 92 93 94 01 02 03 04 || 3E 10 11 || BA A2 6D 3C 78 90 8F 99 BB E6 6B 29 CC AF A1 6F 14 9B 0D 7A 23 EB C5 73 E8 44 DA 0E 8D D7 9C E7 06 E1 BD C2 || B3 F9

#### 6.8.8.2 Reception

1. MRF24XA receives the following packet through the antenna:

2F || 89 55 01 02 03 04 || 3E 10 11 || BA A2 6D 3C 78 90 8F 99 BB E6 6B 29 CC AF A1 6F 14 9B 0D 7A 23 EB C5 73 E8 44 DA 0E 8D D7 9C E7 06 E1 BD C2 || B3 F9

- 2. MRF24XA configures:
  - SECHDRINDX to 0x01
  - SECPAYINDX to 0x0F (inferred DA is considered)
  - SECENDINDX to 0x2D.
- MRF24XA asserts RXIF (RXSFDIF): Packet accepted by RX filter.
- 4. -
- 5. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0xFFFEFDFCFB-FAF9F8F7F6F5F4F3F2F1F0, where LSB (0xF0) is at address 0x40
  - SECNONCE 0xF8F7F6F5F4F3F2F1555555556, where (0xF8) is at address 0x5c.
- 6. Host MCU issues RXDEC.

 MRF24XA performs CCM\* de-authentication, where the MIC tag is compared against the received one, and

BA A2 6D 3C 78 90 8F 99 BB E6 6B 29 CC AF A1 6F 14 9B 0D 7A is decrypted to BA BA AB E6 AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D

- 8. MRF24XA configures:
  - SECHDRINDX to 0x10
  - SECPAYINDX to 0x11
  - SECENDINDX to 0x1D.
- 9. MRF24XA asserts RXDECIF (and IDLEIF).
- 10. —
- 11. Host MCU configures:
  - SECSUITE to 0x07
  - SECKEY to 0x0F0E0D0C0B0A0908070605040302010, where LSB (0x00) is at address 0x40
  - SECNONCE to 0x0807060504030201555555556, where MSB (0x08) is at address 0x5c.
- 12. Host MCU issues RXDEC.
- MRF24XA performs CCM\* de-authentication and decryption, where the MIC tag is compared against the received one, and AB E6 is decrypted to AB AB.
- 14. MRF24XA asserts RXDECIF (and IDLEIF).
- 15. —
- 16. SW read the entire frame from RX Buffer (0x300):

2F || 89 55 01 02 03 04 || 3E 10 11 || BA BA AB AB AB 4B 03 7B B7 30 98 B1 E5 93 CA D7 86 81 8A 2D 23 EB C5 73 E8 44 DA 0E 8D D7 9C E7 06 E1 BD C2 || B3 F9 || RSVs

Note that in case of Inferred DA, the ACKINFO field is mandatory when AckReg=1. Otherwise the ACKINFO


field is mandatory if ADPTDREN = 1 or ADPTCHEN =

# 7.0 ADVANCED LINK BEHAVIOR IN PROPRIETARY PACKET MODE

# 7.1 Channel Agility

In some communication environments, where several nodes use the same medium, it is necessary to choose different channels for the communicating nodes. It introduces difficulties in ACK receiving. Figure 7-1 illustrates the example of channel agility. To prevent higher MCU load on channel changing, MRF24XA handles the channel change for the automatic sending of ACK. This feature is enabled by ADPTCHEN bit that must be enabled for all the nodes within the same network. Figure 4-13 describes the ACK sending mechanism.

# Ŭ Ŭ



1.

#### EXAMPLE 7-1: AUTO ACK EXAMPLE WITH CHANNEL AGILITY

back, and there is no time for MCU interactions.

A → B:		B:	$CHANNEL = 10^{(2)}$
A:	CHANNEL = 10 <sup>(1)</sup>		RXIF
	TXST		CHANNEL = 7
	CHANNEL = 7		Sending ACK back to A
			CHANNEL = 10
Note 1:	Node A knows the frequency channel that No	de B	uses for receiving.
2:	However, Node B knows the RX channel of No	ode A	, as AUTOACK = 1 the ACK must immediately sent

Channel Agility is based on AckInfo field of the Proprietary MAC header. Proprietary MAC header is described in Figure 6-1.

#### FIGURE 7-2: PROPRIETARY MAC ACKINFO<7:0> OCTET (ONLY PRESENT WHEN ACKREQ = 1)

	3:0	7:4	
	ACKDataRate (4 bits)	ACKChannel (4 bits)	
	10	ctet	
AckDataRate: When ADPTE regardless of the setting of the		this field determines the TX	Data Rate for the ACK packet,
AckChannel: When ADPTC regardless of the setting of the		this field determines the TX	Channel for the ACK packet,

© 2015 Microchip Technology Inc.

<b>REGISTER 7</b>	-1: RXC0	ON2 (MAC R	ECEIVE CO	NTROL 2 REG	GISTER)	ADE	DRESS: 0x16
R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
bit 7							bit 0
Legend: R =	Readable bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ired	x = Bit is unk	nown
r = Reserved		HS = Hardwa	re Set	C = Clearable	bit		
bit 7-2	Out of scope	;					
bit 1	ADPTCHEN	: Adaptive Cha	annel Enable	bit <sup>(1)</sup>			

Setting this bit enables the MAC to set the transmitting channel for the ACK packet based on the Ack-Info field (Proprietary packet) of the received packet, rather than the CH<3:0> register bits. 1 = Adaptive Channel feature is enabled

0 = Adaptive Channel feature is disabled

bit 0 Out of scope

**Note 1:** Use ADPTCHEN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.

# 7.2 Data Rate Agility

Similar to Channel Agility as described in Figure 7.1, ACK is sent at different data rates within different nodes. It may provide more robust ACK sending mechanism in busier networking environments. Data Rate Agility is enabled by the ADPTDREN bit that must be set for all the nodes within the same network. Data Rate Agility is based on AckInfo field of the Proprietary MAC header. Proprietary MAC header is described in Figure 6-1. AckInfo field is described in Figure 7-1. Figure 4-13 describes the ACK sending mechanism.

<b>REGISTER 7</b>	-2: RXCO	ON2 (MAC R	ECEIVE CO	NTROL 2 REC	GISTER)	ADD	DRESS: 0x16
R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
bit 7 bit 0							
Legend: R =	Readable bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is clea	ired	x = Bit is unk	nown
r = Reserved	HS = Hardwa	re Set	C = Clearable	bit			

#### bit 7-1 Out of scope

bit 0 ADPTDREN: Adaptive Data Rate Enable bit<sup>(1)</sup>

Setting this bit enables the MAC to set the transmission data rate for the ACK packet based on the AckInfo field (Proprietary packet) of the received packet, rather than the DR<2:0> register bits.

1 = Adaptive Data Rate feature is enabled

0 = Adaptive Data Rate feature is disabled

**Note 1:** Use ADPTDREN field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.

<sup>© 2015</sup> Microchip Technology Inc.

# 7.3 Auto-Repeater

The Auto-Repeat feature enables to automatically (without Host Controller intervention) repeat any packets that request it (FrameCtrl[Repeat] = 1). Auto-Repeat is not available in RX- or TX- Streaming modes as these modes are designed to provide maximum throughput rather than reliable transport. Only Data and Command frames are repeated with Auto-Repeat.

If MRF24XA receives a Data or Command frame with its FrameCtrl[Repeat] bit set, the frame may be repeated without MCU intervention when AUTORPTEN register bit is set. If the packet is a Unicast packet, and its Destination Address (explicit or inferred) matches the ADDR<63:0> register, then the packet is not repeated, but received as a normal packet instead. If the packet is a Broadcast packet, or is a Unicast packet with a nonmatching address, the packet is received into the buffer, and then retransmitted (repeated) without modification (no CRC generation or encryption steps are performed).

It is recommended to use this function together with the CSMA/CA algorithm to avoid the collision with the IDEN-TREJ = 1 function. Therefore, packet received more than twice is not repeated.

# 7.4 Streaming

The Streaming feature provides the maximum throughput between two nodes. In this mode, the two packet buffers are used to transmit/receive packets by alternating between the two.

The main advantage of this mode is that MCU can perform buffer RW while the packet is being transmitted over the air.


Auto-ACK and Auto-Retransmission are unavailable in this mode. Additionally, CSMA-CA operation is skipped to provide the maximum throughput.

# 7.4.1 TX

After the initial negotiation (channel, power, security key, and so on), the TX node sets the TRXMODE<1:0> register to 2'b10. The MCU shall write the packets to address 0x200. The switching is handled internally. Note that MCU must write MRF24XA if the TXBUFFEMPTY flag is set. To maximize throughput, "WRITE and set TXST" SPI framing format is recommended.

Note that TXRDBUF, BUSWRBUF, and TXBUFEMPTY signals are the output on the GPIO pins with GPIOMODE = 1010 settings.

Handling buffer empty flag by an additional interrupt is recommended to avoid constant polling over SPI.



#### FIGURE 7-3: STREAMING MODE TX TIMELINE

<sup>© 2015</sup> Microchip Technology Inc.


#### 7.4.2 RX

After the initial negotiation (channel, power, security key, and so on), the RX node sets the TRXMODE<1:0> register to 2'b01. The MCU must read the packets from address 0x300. The switching is handled internally. Note that MCU must read MRF24XA when the RXBUFFULL flag is set. In Streaming mode receiving packets after RXIF do not work. To maximize throughput, "READ and clear RXBUFFULL" SPI framing format is recommended.

Note that RXWRBUF, BUSRDBUF, and RXBUFFUL signals are the output on the GPIO pins with GPIOMODE = 1011 settings.

Handling buffer full flag by an additional interrupt is recommended to avoid constant polling over SPI.

To reach optimal sensitivity, turn Power Save (PSAV) off.



#### FIGURE 7-4: STREAMING RX TIMELINE

#### 7.4.3 STREAM RX TIMEOUT

The radio sets STRMIF to indicate that the time defined in STRMTO register has elapsed.

REGISTER	7-3: PIR3	(PERIPHERA	L INTERRUI		R 3)	ADD	RESS: 0x06
R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0	R/W/HS/HC-0
RXIF	RXDECIF	RXTAGIF	r	RXIDENTIF	RXFLTIF	RXOVFIF	STRMIF
bit 7							bit 0
Legend: R	= Readable bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unkno	own
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

bit 7-1 Out of Scope

bit 0 STRMIF: Receive Stream Time-Out Error Interrupt Flag bit

Set by the device to indicate that the duration specified in STRMTO elapsed since the last received packet while in RX-Streaming mode, and the MAC clears the stored sequence number. Nonpersistent, cleared by SPI read.

**Note 1:** In Packet mode, use a single buffer for received frames. In RX-Streaming mode, use both buffers for reception.

#### REGISTER 7-4: TRMTOH/STRMTOL (STREAM TIME-OUT REGISTER) ADDRESS: 0x1C - 0x1D

R/W-1111111	
STRMTO<15:8>	
bit 15	bit 8

	R/W-1111111
	STRMTO<7:0>
bit 7	bit 0

Legend: R = Readable	bit W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 15-0 STRMTO<15:0>: Stream Time-Out bits

The STRMTO<15:0> bits indicate the maximum number of allowed Base time units between the end of one RX Stream packet and the successful reception of the next. If no RX Stream packet is successfully received within this time, STRMIF is set.

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

# 8.0 BRIDGING


Any member of a Proprietary node may run two stacks and be part of a 15.4 network. This enables the node to act as a gateway between the two networks. As the default configuration, NWFRMFMT = 1. This setting is overriden when it receives a 15.4 frame, but switches back temporarily when it needs to send.

The network is configurable to use proprietary or standard (IEEE 802.15.4) MAC. However, a proprietary network must also be able to send and receive frames to/ from standard-compliant networks. This capability is referred to as Bridging.

The Bridging node must implement both the proprietary and the standard compliant MAC framing protocols. Each time a 250 kbps frame is received through the Bridging node, it must decide which MAC protocol to use for parsing the incoming frame. The problem of Bridging is that the 802.15.4 MAC Frame Control field will not allow for distinction in the case of 250 kbps frames. Therefore, the selected SFD is used for distinction. Standard compliant SFD pattern is selected when Standard MAC is used with 250 kbps frame, otherwise, a different SFD value is used.

When the Host MCU (or MAC) selects the 250 kbps airdata-rate for transmission, it also indicates which MAC is used by a sideband signal. The transmitter baseband selects the SFD accordingly. If proprietary MAC is selected, the SFD is read from a host configurable register, otherwise, the standard defined pattern is used (0xA7). Additionally, if proprietary is used, the length and payload fields are scrambled.

On the receiver side, the 250 kbps preamble and the SFD are detected first. This determines which MAC protocol is used to parse the PHY payload.



#### © 2015 Microchip Technology Inc.

NOTES:

ADDRESS: 0x1E

# 9.0 PHYSICAL LAYER FUNCTIONS

# 9.1 Synthesizer Power-Up, Power Off

 Table 2-1 illustrates
 MRF24XA
 power modes, while

 Figure 4-3 illustrates the operation states.

RFOFF state is the state when most of the RF circuits are powered off. As Table 2-1 illustrates, RFOFF state is divided into two sub-states. In Crystal ON state, only 16 MHz on-chip crystal oscillator is powered on and the synthesizer is switched off. In Synthesizer ON state, both the on-chip crystal oscillator and the synthesizer are powered on. MRF24XA provides an OFF-Timer to optimize the power consumption by managing the ON time of the on-chip synthesizer. Before the synthesizer is switched off, RXEN or TXST turns to '0' from '1', the user must set OFFTM<7:0>. The value of the register is interpreted as an OFF time counter. As the counter runs out, synthesizer is started regardless of the state of RXEN and TXST bits.

## **REGISTER 9-1:** OFFTM (OFF-TIMER REGISTER)

		R/W-00000000	
		OFFTM<7:0>	
bit 7			bit 0
	R = Readable bit W = Writable bit	II = I inimplemented bit read as '0'	

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-0 **OFFTM<7:0>:** OFF-Timer Field bits This value sets the minimum PLL OFF time. Minimum OFF Time = OFFTM<7:0> \* 32  $\mu$ s If this register is set to 0xFF, PLL remains off.

<sup>© 2015</sup> Microchip Technology Inc.

## REGISTER 9-2: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER)

		<b>,</b>			,	ADDRES	S: <mark>0x1</mark> 5			
R/W/HC/HS-0	R/W-0	R/W/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0			
RXEN	NOPA	RXDEC	RSVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r			
bit 7			•				bit (			
						/01				
Legend: R = I		W = Writable bit		-	ented bit, read as					
-n = Value at PO	JR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own			
r = Reserved		HC = Hardwa		HS = Hardwar	e Sel					
bit 7	This bit enabl	acket to be dis ed led	e packet recept	ion. If an RX pa	cket is being rece	eived, clearing th	nis bit wil			
	<ul> <li>Cleared wh</li> </ul>	en TRXMODE	is set to TX-S	treaming mode						
		RXMODE is se		•						
	-		-	n in the followin	-					
	-	Receiving a packet in Packet mode or in RX-Streaming mode								
	Changes to most RX related settings must be only done when this bit is cleared. The clear channel assessment (CSMAEN) and ACK-frame reception does not require RXEN = 1 as									
L.H. C.	the device tur	ns the radio in			tive of the status					
bit 6	<b>NOPA:</b> No Parsing bit This bit disables packet parsing. Only CPC is checked, if it is enabled. This feature is useful in Sniffer									
	This bit disables packet parsing. Only CRC is checked, if it is enabled. This feature is useful in Sniffer mode.									
	1 = Disable p 0 = Enable pa	acket parsing acket parsing								
bit 5	RXDEC: RX Decryption bit									
	Setting this bit starts RX security processing (authentication or decryption, or both) on the last received packet.									
	<ul> <li>1 = RX security processing started/in process. RXDECIF or RXTAGIF is set.</li> <li>0 = RX security processing inactive or complete</li> </ul>									
	This bit clears itself after RX decryption has completed.									
bit 4	RSVLQIEN: Receive Status Vector LQI Enable bit									
	If this bit is set, the measured Link Quality is appended after the received frame in the packet buffer.									
	1 = Append LQI field 0 = Do not append LQI field									
bit 3	RSVRSSIEN	: Receive Statu	is Vector RSSI	Enable bit						
	If this bit is se	et, the measure	d RSSI is appe	ended after the	received frame in	the packet buff	er.			
	1 = Append RSSI field 0 = Do not append RSSI field									
bit 2	RSVCHDREI	N: Receive Stat	tus Vector Cha	nnel/MAC Type	/Data Rate Enab	le bit				
	appended aft	er the received	I frame in the	packet buffer, u	urations used wit sing the encoding most significant b	g specified for (	CH<3:0>			
		Channel, MAC to ppend Channel	• •	Rate fields d Data Rate fiel	ds					

DS70005023C-page 200

ADDRESS: 0x15

#### REGISTER 9-2: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER) (CONTINUED)

# bit 1 RSVCFOEN: Receive Status Vector CFO Enable bit If bit is set, the estimated Carrier Frequency Offset of the received frame is appended after the received frame in the packet buffer, using the same encoding as CFOMEAS register. 1 = Append CFO estimation 0 = Do not append estimated CFO bit 0 Reserved: Maintain as '0'

REGISTER 9-3: TXCON (TRANSMIT CONTROL REGISTER)					ADDRESS: 0x12
R/W/HC -0	R/W-0	R/W/HC-0	R/HS/HC-1	R/W-1	R/W-011
TXST	DTSM	TXENC	TXBUFEMPTY	CSMAEN	DR<2:0>
bit 7					bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved	HC = Hardware Clear	HS = Hardware Set			

bit 7 **TXST:** Transmit Start bit. This is set or cleared by the host MCU bit<sup>(1, 2)</sup>

1 = Starts the transmission of the next TX packet

0 = Termination of current TX operation, which may result in the transmission of an incomplete packet. Hardware Clear:

- After the packet is successfully transmitted (including all attempted retransmissions, if any), the hardware clears this bit and sets the **TXIF** and **IDLEIF**.
- If the packet transmission fails due to a CSMA failure, then this bit is cleared, and TXCSMAIF is set.
- If Acknowledge is requested (AckReq bit field in the transmitted frame and AUTOACKEN register bit are both set) and not received after the configured number of retransmissions (TXRETMCNT), then TXST bit is cleared and a TXACKIF is set.
- In TX-Streaming mode (TRXMODE), TXST is set even when it is already set, resulting in a "posted start". When the current TX operation completes, the "posted start" immediately starts afterward. Clearing of the TXST bit clears both the current and the posted (pending) TX starts.
   **TXOVFIF** is unchanged when TXST = 1, a posted start is present and a Host Controller write to the packet buffer occurs. Outside of TX-Streaming mode, writes to TXST when TXST is already set is ignored.

Clearing this bit aborts the current operation in the following cases:

- · When transmitting a packet in Packet mode or in TX-Streaming mode
- When waiting for an ACK packet after a transmission
- During the CSMA CA algorithm
- · When transmitting a repeated frame
- This field is read at any time to determine if the TX operation is in progress.
- bit 6-0 Out of scope
- **Note 1:** Transmission may include automatic security processing, CRC appending, CSMA-CA channel access, Acknowledge reception and retransmissions depending on the register Configuration and the Frame Control field of the frame to be transmitted.
  - **2:** By setting the TXST bit in either Sleep/RFOFF state, the device transits to TX state for packet transmission.

© 2015 Microchip Technology Inc.

IADLE 3-	TABLE 9-1. REGISTERS ASSOCIATED WITH OFF PLL POWER-OF, POWER OFF									
Names	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
OFFTM		OFFTM<7:0>								
RXCON1	RXEN	NOPA	RXDEC	RSVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r		
TXCON	TXST	DTSM	TXENC	TXBUFEMPTY	CSMAEN		DR<2:0>			

#### TABLE 9-1: REGISTERS ASSOCIATED WITH OFF PLL POWER-UP, POWER OFF

**Legend:** r = Reserved, read as '0'.

## 9.2 Operating Channel

MRF24XA is capable of selecting one of sixteen channel frequencies in the 2.4 GHz band.

The desired channel is selected by configuring the CHANNEL<3:0> bits in the MACCON2 register. Refer to Table 9-2 for the MACCON2 register setting for channel number and frequency.

If Channel Agility is not used, all nodes share the same channel both in RX and TX modes. The channel is defined by CHANNEL<3:0> as indicated below.

For more information on Channel Agility, see **Section 7.1 "Channel Agility**".

#### REGISTER 9-4: MACCON2 (MAC CONTROL 2 REGISTER) ADDRESS: 0x11

R/W-0000	R/W/HS-0000
CHANNEL<3:0>	SECSUITE<3:0>
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserv	red						

#### bit 7-4 CHANNEL<3:0>: TX/RX Operating Channel field bits<sup>(1)</sup>

These register bits are used as the current operating channel for TX/RX operation.

0x0 = Channel 11 0x1 = Channel 12 • • • • • • • • • • • • •

bit 3-0 Out of scope

**TABLE 9-2:** 

Note 1: Use this field while receiving and transmitting, and must be unmodified while RXEN or TXST is set.

SETTING						
CHANNEL<3:0> Bits in MACCON2	Channel Number	Channel Frequency				
0x0	11	2.405 GHz				
0x1	12	2.410 GHz				
0x2	13	2.415 GHz				
0x3	14	2.420 GHz				
0x4	15	2.425 GHz				
0x5	16	2.430 GHz				
0x6	17	2.435 GHz				

CHANNEL SELECTION MACCON2 (0x11) REGISTER

CHANNEL<3:0> Bits in MACCON2	Channel Number	Channel Frequency
0x7	18	2.440 GHz
0x8	19	2.445 GHz
0x9	20	2.450 GHz
0xA	21	2.455 GHz
0xB	22	2.460 GHz
0xC	23	2.465 GHz
0xD	24	2.470 GHz
0xE	25	2.475 GHz
0xF	26	2.480 GHz

DS70005023C-page 202

© 2015 Microchip Technology Inc.

# MRF24XA

R/W/HC/HS-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R-0           RXEN         NOPA         RXDEC         RSVLQIEN         RSVRSSIEN         RSVCHDREN         RSVCFOEN         r           bit 7         bit 0         Bit 0	REGISTER 9-5: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER) ADDR							RESS: 0x15
	R/W/HC/HS-0	R/W-0	R/W/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
bit 7 bit 0	RXEN	NOPA	RXDEC	RSVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r
	bit 7							bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	s '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

#### bit 7 **RXEN:** Receive Enable bit<sup>(1, 2)</sup>

This bit Enables/Disables the packet reception. If an RX packet is being received, clearing this bit causes that packet to be discarded.

1 = RX enabled

0 = RX disabled

Hardware clear/set when:

- Cleared when TRXMODE is set to TX-Streaming mode
- Set when TRXMODE is set to RX-Streaming mode

Clearing this bit aborts the current operation in the following cases:

- Receiving a packet in Packet mode or in RX-Streaming mode
- Transmitting an ACK packet for a received frame during an Auto-Acknowledge operation

bit 6-0 Out of scope

- Note 1: Changes to most RX related settings must be only done when this bit is cleared.
  - 2: Clear channel assessment (CSMAEN) and ACK-frame reception does not require RXEN = 1 as the device turns the radio into RX when needed, irrespective of the status of the RXEN bit.

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER 9-6: RXCON2 (MAC RECEIVE CONTROL 2 REGISTER) ADDRESS: 0x10									
R/C/HS-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN		
oit 7	•					•	bit		
Legend: R =	Readable bit	W = Writable	e bit	U = Unimpleme	ented bit, read as	ʻ0'			
n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is clear	red	x = Bit is unkr	nown		
r = Reserved		HS = Hardwa	are Set	C = Clearable	bit				
Setting this bit enables the MAC to set the transmitting channel for the ACK packet based on the Acl Info field (Proprietary packet) of the received packet, rather than the <b>CH&lt;3:0&gt;</b> register bits. 1 = Adaptive Channel feature is enabled									
oit 0	•	Channel feat							
bit 0 <b>ADPTDREN:</b> Adaptive Data Rate Enable bit <sup>(1)</sup> Setting this bit enables the MAC to set the transmission data rate for the ACK packet based on AckInfo field (Proprietary packet) of the received packet, rather than the <b>DR&lt;2:0&gt;</b> register bits.									
	•	Data Rate fe	ature is enal ature is disa						

TABLE 9-3:	REGISTERS ASSOCIATED WITH CHANNEL SELECTION

Names	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MACCON2	CHANNEL<3:0>				SECSUITE<3:0>			
RXCON1	RXEN	NOPA	RXDEC	RSVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r
RXCON2	RXBUFFUL	IDENTREJ	ACKRXFP	ACKTXFP	AUTORPTEN	AUTOACKEN	ADPTCHEN	ADPTDREN
Lawawali				·	•	•		

**Legend:** r = Reserved, read as '0'.

# 9.3 RXLISTEN Operations


The air-data-rate is detected in two stages:

- Simultaneously monitoring the presence of 2 Mbps, 500 kbps, 250 kbps modulated preambles until one of these is detected with sufficient reliability.
- 2. Searching for a Start Frame Delimiter that may further distinguish between air-data-rates.

Figure 9-1 and Figure 9-2 show the order of processing steps and decisions for the Optimal and Legacy frame formats.

# **MRF24XA**





DS70005023C-page 205





FIGURE 9-2: DATA RATE SELECTION IN THE RECEIVER WHEN LEGACY FRAMING MODE IS

DS70005023C-page 206

**Preliminary** 



© 2015 Microchip Technology Inc.

#### 9.4 Automatic Gain Control (AGC)

AGC circuit can provide automatic gain adjustment according to the Received field strength. AGC gain is set in four steps.

REGISTER	9-7: BBC	GISTER) ADDRESS	<b>0x38</b>		
R/W-0	R/W-0	R/W-11	R/W-0	R/W-001	
RNDMOD	AFCOVR	RXGAIN<1:0>	PRMBHOLD	PRMBSZ<2:0>	
bit 7					bit 0

Legend:	W = Writable bit	R = Readable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value a	at POR '1' =	Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserve	ed			

bit 7 Out of scope

bit 6 Out of scope

#### bit 5-4 **RXGAIN<1:0>:** Receiver Gain Register Field bits

By setting this bit, the AGC operation is inhibited in the receiver and the receiver radio gain Configuration is selected between three different gain levels. Encoding:

11 = AGC operation is enabled (default value)

10 = High gain

01 = Middle gain

00 = Low gain

This feature is used for test and streaming purposes. To reduce the required interframe-gap, the RXGAIN must be set to one of the fixed gain options when the MAC is in Streaming mode.

bit 3-0 Out of scope

The mapping between the RSSI value returned and the

input power level is shown in Figure 9-4. This

aggregates all the AGC curves, hence user does not

require to calculate with any other settings. The curve

The RSSI value associated with a received packet may

also be automatically stored as part of the packet's


is directly used.

Receive Status Vector (RSV).

# 9.5 Energy Detection

The Received Signal Strength Indicator (RSSI) is an estimate of the received signal power within the bandwidth of a particular channel, and obtained by the user using Energy Detection (ED). MRF24XA has the capability to measure the received signal power for a userdefined number of symbols, and to report back the measured RSSI value.

FIGURE 9-4: RSSI VALUE VS. RECEIVED POWER



#### EQUATION 9-1: RSSI VALUE VS. RECEIVED POWER EQUATION

 $Pin = 0.5 * Energy Detect Code^{(1)} - 112 < dBm^{>(2)}$ 

Note 1: Energy Detect Code is read from EDMEAN<7:0> field.

2: Equation 9-1 is valid for EDMEAN<7:0> from 40 to 184 decimal values.

<sup>© 2015</sup> Microchip Technology Inc.

r = Reserved

#### REGISTER 9-8: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER)

#### ADDRESS: 0x15 R/W-0 R/W/HC/HS-0 R/W/HC-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 NOPA RXDEC **RSVLQIEN RSVRSSIEN RSVCHDREN** RSVCFOEN r **RXEN** bit 7 bit 0 W = Writable bit U = Unimplemented bit, read as '0' Legend: R = Readable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 7 RXEN: Receive Enable Field bit

This bit Enables/Disables the packet reception. If an RX packet is currently being received, clearing this bit causes that packet to be discarded.

HS = Hardware Set

- 1 = RX enabled
- 0 = RX disabled

Hardware clear/set when:

- · Cleared when TRXMODE is set to TX-Streaming mode
- · Set when TRXMODE is set to RX-Streaming mode

HC = Hardware Clear

Clearing this bit aborts the current operation in the following cases:

· Receiving a packet in Packet mode or in RX-Streaming mode

Changes to most RX related settings must be only done when this bit is cleared.

The clear channel assessment (CSMAEN) and ACK-frame reception does not require RXEN = 1 as the device turns the radio into RX when needed, irrespective of the status of the RXEN bit.

#### bit 6 NOPA: No Parsing bit

This bit disables packet parsing. Only CRC is checked, if it is enabled. This feature is useful in Sniffer mode.

- 1 = Disable packet parsing
- 0 = Enable packet parsing
- bit 5 RXDEC: RX Decryption bit

Setting this bit starts RX security processing (authentication or decryption, or both) on the last received packet.

- 1 = RX security processing started/in process. RXDECIF or RXTAGIF is set.
- 0 = RX security processing inactive or complete
- This bit clears itself after RX decryption is completed.
- bit 4 RSVLQIEN: Receive Status Vector LQI Enable bit

If this bit is set, the measured Link Quality is appended after the received frame in the packet buffer.

- 1 = Append LQI field
- 0 = Do not append LQI field
- **RSVRSSIEN:** Receive Status Vector RSSI Enable bit
  - If this bit is set, the measured RSSI is appended after the received frame in the packet buffer.
    - 1 = Append RSSI field
    - 0 = Do not append RSSI field

bit 3

#### REGISTER 9-8: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER) (CONTINUED)

#### ADDRESS: 0x15

ADDRESS: 0x2F

bit 2	RSVCHDREN: Receive Status Vector Channel/MAC Type/Data Rate Enable bit
	If this bit is set, Channel, MAC type and Data Rate configurations used with the received frame are appended after the received frame in the packet buffer, using the encoding specified for CH<3:0>, FRMFMT and DR<2:0> (concatenated in this order when MSb is first).
	<ul> <li>1 = Append Channel, MAC type and Data Rate fields</li> <li>0 = Do not append Channel, MAC type and Data Rate fields</li> </ul>
bit 1	RSVCFOEN: Receive Status Vector CFO Enable bit
	If bit is set, the estimated Carrier Frequency Offset of the received frame is appended after the received frame in the packet buffer, using the same encoding as CFOMEAS register.
	<ul> <li>1 = Append CFO estimation</li> <li>0 = Do not append estimated CFO</li> </ul>
bit 0	Reserved: Maintain as '0'

# **REGISTER 9-9:** CCACON1 (CCA CONTROL 1 REGISTER)

 R/HS/HC-0
 R/W/HC-0
 R/W-001100

 CCABUSY
 CCAST
 RSSITHR<5:0>

 bit 7
 bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved	HC = Hardware Clear	HS = Hardware Set	

bit 7	CCABUSY: Clear Channel Assessment Busy Flag bit
	This bit represents the result of the latest CCA measurement.
	1 = Medium is busy 0 = Medium is silent
bit 6	CCAST: Clear Channel Assessment Start bit <sup>(1)</sup>
	Setting this register bit triggers MCU to start a new CCA measurement. The hardware clears this bit when the CCA measurement is done (EDCCAIF is set) and CCABUSY is valid.
bit 5-0	RSSITHR<5:0>: RSSI Threshold bits <sup>(2)</sup>
	This threshold is used in CCA operation when Energy detect or Energy and Carrier Sense mode is selected.
	Representation: resolution of 2 dB/LSB, RSSITHR = 0x10 represents ca75 dBm noise level. Note that this threshold may be different with other matching network or antenna.
Note 1:	RX chain must be turned on (RXEN = 1) to perform this measurement. Packet reception is not disabled during the measurement, its main purpose is testing.

2: In the corresponding CCA modes the radio measures EDMEAN<7:0>. If EDMEAN<7:2> is greater than RSSITHR<5:0>, CCABUSY is set. Example: To set the RSSI threshold where the chip measures 0x30 EDMEAN, RSSITHR<5:0> must be 0x0C.

	R-00	R/W-0	R/W/HC-0		R/W-1110	
	r	EDMODE	EDST		EDLEN<3:0>	
bit 7				1		bit C
Legend: F	R = Readable bit	W = Writable	bit	U = Unimplemented bi	t, read as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared	x = Bit is ur	nknown
r = Reserve	d	HC = Hardwa	re Clear			
bit 7-6	Reserved: Ma	aintain as '0'				
bit 5	EDMODE: Energy Detect Mode Select bit					
	is accomp 0 = Energy D	lished. The res	sult is stored in	iration is 128 µs. A sing EDPEAK<7:0> register 3:0> sets the ED duration		
bit 4	EDST: Energy	Detect Measu	irement Start b	pit		
	•	he ED measur		rt a new CCA measurer (EDCCAIF is unchanged		•
	If the ED mea CAIF is uncha		oorted (RX sta	te is changed, or the M	CU clears the EDS	T bit) then EDC-
bit 3-0	EDLEN<3:0>:	Energy Detec	t Measuremer	nt Length Field bits		
				atomic RSSI-peak meas surement, the mean and		

- **Note 1:** The RX chain must be turned on (RXEN = 1) to perform this measurement. Packet reception is disabled during the measurement.
  - 2: When EDLEN<3:0> = M = 0xE, then the 128 µs atomic measurements are preformed 120 times, which is equal to the a BaseSuperFrameDuration parameter in the IEEE 802.15.4 standard.

#### REGISTER 9-11: EDMEAN (ENERGY DETECT MEAN INDICATION REGISTER) ADDRESS: 0x32

		R/HS/HC	-0000000		
		EDME	AN<7:0>		
bit 7					bit 0
Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserv	ved	HC = Hardware Clear	HS = Hardware Set		

#### bit 7-0 EDMEAN<7:0>: Energy Detect Mean Indication Field bits

Measured mean signal strength during ED/CCA measurement.

DS70005023C-page 212

## REGISTER 9-12: EDPEAK (ENERGY DETECT PEAK INDICATION REGISTER) ADDRESS: 0x33

R/HS/HC-00000000	
EDPEAK<7:0>	
bit 7 bit 0	)

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved	HC = Hardware Clear	HS = Hardware Set	

bit 7-0 EDPEAK<7:0>: Energy Detect Peak Indication Field bits

Measured peak signal strength during ED measurement.

Computation: The gain-compensated RSSI value is averaged over intervals of 128  $\mu$ s. The peak value obtained from a sequence of such measurements is stored in EDPEAK, when EDMODE = 1.

Names	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RXCON1	RXEN	NOPA	RXDEC	RXVLQIEN	RSVRSSIEN	RSVCHDREN	RSVCFOEN	r
CCACON1	CCABUSY	CCAST		RSSITHR<5:0>				
EDCON	r		EDMODE	EDMODE EDST EDLEN<3:0>				
EDMEAN			EDMEAN<7:0>					
EDPEAK				EDPEAK	<<7:0>			

#### TABLE 9-4: REGISTERS ASSOCIATED WITH RSSI AND ED

**Legend:** r = Reserved, read as '0'.

<sup>© 2015</sup> Microchip Technology Inc.

# 9.6 Clear Channel Assessment (CCA)

Clear Channel Assessment is a function within CSMA/ CA to determine whether the wireless medium is ready and able to receive data, therefore the transmitter can start sending the data.

CCA is implemented outside of the MAC. This enables the radio to transmit in the presence of interference from other wireless protocols that operate on the same frequency.

CCA may be performed using either Energy Detection (ED), Carrier Sense (CS) or a combination of both.

#### 9.6.1 CCA CONFIGURATION

CCA is automatically executed (potentially multiple times) as part of the CSMA-CA procedure when the TXST register bit is set and CSMA-CA is enabled.

The following register bits are used in the Configuration of CCA:

- CCAMODE<1:0>
- CCALEN<1:0>
- CSTHR<3:0>
- RSSITHR<5:0>

#### 9.6.1.1 Energy Detection (ED)

When CCAMODE<1:0> = 10, the CCA reports a busy medium upon detecting energy above the energy detection threshold defined in the RSSITHR<5:0> register bits.

To use this method of CCA, the following Configuration must be used:

- CCALEN<1:0> = Measurement duration
- CCAMODE<1:0> = 10
- RSSITHR<5:0> = RSSI threshold value

The mapping between the RSSITHR threshold and the power level is shown in Figure 9-4 and Equation 9-1.

#### 9.6.1.2 Carrier Sense (CS)

When CCAMODE<1:0> = 01, the CCA reports a busy medium upon detecting of a signal with particular modulation and spreading characteristics.

To use this method of CCA, the following Configuration must be used:

- CCALEN<1:0> = Measurement duration
- CCAMODE<1:0> = 01
- CSTHR<3:0> = Carrier sense threshold

#### 9.6.1.3 Carrier Sense with Energy Detection

When CCAMODE<1:0> = 11, the CCA reports a busy medium upon detecting of a signal with particular modulation and spreading characteristics and energy above the energy detection threshold defined in the RSSITHR<5:0> register bits. To use this method of CCA, the following Configuration must be used:

- CCALEN<1:0> = Measurement duration
- CCAMODE<1:0> = 11
- RSSITHR<5:0> = RSSI threshold value
- CSTHR<3:0> = Carrier sense threshold
- Note: In the corresponding CCA modes the radio measures EDMEAN<7:0>. If EDMEAN<7:2> is greater than RSSI-THR<5:0>, CCABUSY is set. Example: To set the RSSI threshold where the chip measures 0x30 EDMEAN, RSSI-THR<5:0> must be 0x0C.

#### 9.6.2 CCA OPERATION

MRF24XA automatically initiates CCA as part of the CSMA-CA algorithm. CCA operation is requested independently for software CSMA-CA, or for test purpose through the CCAST bit.

# MRF24XA

ADDRESS: 0x2

#### **REGISTER 9-13:** OPSTATUS (OPERATION STATUS)<sup>(3)</sup>

R-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0
r	MACOP<3:0>				RFOP<2:0>		
bit 7							bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

- bit 7 Reserved: Maintain as '0'
- bit 6-3 MACOP <3:0>: MAC Operation Register Field bits<sup>(1, 2)</sup>

Provides status information on the current state of the MAC state machine. Encoding on MACOP<3:1>:

- 111 = Transmitting Acknowledge (TXACK)
- 110 = Receiving a packet (RXBUSY)
- 101 = Receiver listening to the channel waiting for packet (RX)
- 100 = Receiving (or waiting for) Acknowledge (RXACK)
- 011 = Transmitting a packet (TX)
- 010 = Performing Clear Channel Assessment (CCA)
- 001 = Back-off before repeated CCA (BO)
- 000 = MAC does not perform any operation (IDLE)
- bit 2-0 RFOP <2:0>: Radio Operation Register Field bits

Provides status information on the current Radio state. Encoding on RFOP<2:0>:

- 111 = TX with external PA is turned on (TX+PA)
- 110 = RX with external LNA is turned on (RX+LNA)
- 101 = Synthesizer and external PA or LNA is turned on (SYNTH+PA/LNA)
- 100 = Radio calibrates if the host MCU sets the CALST, otherwise, device malfunction occurs (CAL/MAL)
- 011 = Analog transmit chain is activated (TX)
- 010 = Analog receiver chain is active (RX). (Digital may be partially shut off)
- 001 = Synthesizer is steady or ramping up or channel change is issued (SYNTH)
- 000 = Only the crystal oscillator is ON(OFF), (except when XTALSF = 1)
- **Note 1:** GPIO<2:0> is dedicated to output MACOP<3:1> or RFOP<2:0>. Refer to PINCON register, which specifies the pin Configuration.
  - 2: MACOP<0> is connected to RXBUFFUL register bit. It cannot be output over GPIO's.
  - **3:** OPSTATUS register is sent on the SDO pin during all SPI operation.

#### REGISTER 9-14: CCACON1 (CCA CONTROL 1 REGISTER)

ADDRESS: 0x2F

R/HS/HC-0	R/W/HC-0	R/W-001100
CCABUSY	CCAST	RSSITHR<5:0>
bit 7		bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ed	HC = Hardware Clear	HS = Hardware Set	

#### bit 7 CCABUSY: Clear Channel Assessment Busy Flag bit

This bit represents the result of the latest CCA measurement.

1 = Medium is busy0 = Medium is silent

#### bit 6 CCAST: Clear Channel Assessment Start bit<sup>(1)</sup>

Setting this register bit triggers MCU to start a new CCA measurement. The hardware clears this bit when the CCA measurement is done (EDCCAIF is set) and CCABUSY is valid.

#### bit 5-0 RSSITHR<5:0>: RSSI Threshold bits<sup>(2)</sup>

This threshold is used in CCA operation when Energy detect or Energy and Carrier Sense mode is selected.

Representation: resolution of 2 dB/LSB, RSSITHR = 0x10 represents ca. -75 dBm noise level. Note that this threshold may be different with other matching network or antenna.

- **Note 1:** RX chain must be turned on (RXEN = 1) to perform this measurement. Packet reception is not disabled during the measurement, and main purpose is testing.
  - 2: In the corresponding CCA modes the radio measures EDMEAN<7:0>. If EDMEAN<7:2> is greater than RSSITHR<5:0>, CCABUSY is set. Example: To set the RSSI threshold where the chip measures 0x30 EDMEAN, RSSITHR<5:0> must be 0x0C.

#### REGISTER 9-15: CCACON2 (CCA CONTROL 2 REGISTER)

ADDRESS: 0x30

R-0	R/W-01	R/W-01
CSTHR<3:0>	CCALEN<1:0>	CCAMODE<1:0>
bit 7	•	bit 0

Legen	d: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Va	alue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Re	served			

Dit 7-4	CSTHR<3:0>: Carrier Sense Threshold Field bits
bit 3-2	CCALEN<1:0>: Clear Channel Assessment Length bits <sup>(1)</sup>

Value N indicates duration of 2<sup>N</sup> \* 32 µs.

bit 1-0 CCAMODE<1:0>: Clear Channel Assessment Mode Field bits<sup>(2)</sup>

11 = CCA Mode 3/a in the std. <1>: Energy AND Carrier Sense Threshold

10 = CCA Mode 2 in the std. <1>: Carrier Sense Threshold

01 = CCA Mode 1 in the std. <1>: Energy Detect Threshold (default)

00 = CCA Mode 3/b in the std.<1>: Energy OR Carrier Sense Threshold

- **Note 1:** The IEEE 802.15.4 standard requires 128 µs. But shorter length is recommended when using higher rates with optimized Preamble mode (RATECON.OPTIMAL = 1).
  - 2: The measured RSSI result is stored in EDMEAN<7:0> register in all modes except in Mode 2.

DS70005023C-page 216

. .. . .

## REGISTER 9-16: EDMEAN (ENERGY DETECT MEAN INDICATION REGISTER) ADDRESS: 0x32

R/HS/HC-00000000	
EDMEAN<7:0>	
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	/ed	HC = Hardware Clear	HS = Hardware Set	

bit 7-0 **EDMEAN<7:0>:** Energy Detect Mean Indication Field bits Measured mean signal strength during ED/CCA measurement.

#### TABLE 9-5: REGISTERS ASSOCIATED WITH CCA

Names	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPSTATUS	r	MACOP<3:0>				RFOP<2:0>		
CCACON1	CCABUSY	CCAST	RSSITHR<5:0>					
CCACON2		CSTHR<3:0>			CCALE	N<1:0>	CCAMO	DE<1:0>
EDMEAN			EDMEAN<7:0>					

**Legend:** r = Reserved, read as '0'.

<sup>© 2015</sup> Microchip Technology Inc.

## 9.7 Physical Framing

Physical frame durations for the different data rates are shown in Table 9-6. Duration is expressed in payload byte time.

#### TABLE 9-6:FRAME DURATION

Frame Formats	T [uo/byto]	Duration expressed in payload byte time (T)				
Frame Formats	T [µs/byte]	Preamble	SFD	Length	PHY payload	
Proprietary 125 kbps	64	4	1	1	N	
Standard 250 kbps	32	4	1	1	N	
Proprietary 500 kbps	16	4	1	1	N	
Proprietary 1 Mbps	8	4	1	1	N	
Proprietary 2 Mbps	4	8	2	1	N	

Different frame data rates are recognized and processed based on the recognized SFD field of the PHY frame. Figure 4-7 describes the basic PHY frame structure. RATECON<7:2> bits can disable the reception of the unwanted data rate frames.

#### TABLE 9-7: USED SFD FIELDS FOR VARIOUS DATA RATES

Preamble Type	Data Rate Pattern	Used SFD Field	Fault Tolerance
Optimal	Pattern_2000	<sfd1, sfd6=""></sfd1,>	Exact match required
	Pattern_1000	<sfd2, sfd7=""></sfd2,>	Maximally two non-contiguous two-element burst error
	Pattern_500	SFD3	Exact match required
	Pattern_250 proprietary	SFD4	Exact match required
	Pattern_250 standard	0xA7	Exact match required
	Pattern_125	<sfd5, sfd6=""></sfd5,>	Maximally two faulty nibbles from four
Legacy	Pattern_2000	SFD1	Exact match required
	Pattern_1000	SFD2	Exact match required
	Pattern_500	SFD3	Exact match required
	Pattern_250 proprietary	SFD4	Exact match required
	Pattern_250 standard	0xA7	Exact match required
	Pattern_125	<sfd5, sfd6=""></sfd5,>	_

## MRF24XA

REGISTER 9-1	7: RATEC	ON (RATE C	ONFIGURA	TION REGIS	TER)	ADD	RESS: <mark>0x3</mark>	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV	
bit 7							bit	
Legend: R = F	Readable bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at PC		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own	
r = Reserved								
bit 7	DIS2000: Dis	able 2 Mbps F	rame Recepti	on bit				
	If this bit is se	et, then recepti	on of 2 Mbps	frames is disab	led.			
bit 6	DIS1000: Disable 1 Mbps Frame Reception bit							
	If this bit is se	et, then recepti	on of 1 Mbps	frames is disab	led.			
bit 5	DIS500: Disable 500 kbps Frame Reception bit							
	If this bit is set, then reception of 500 kbps frames is disabled.							
bit 4	DIS250: Disable 250 kbps Frame Reception bit							
	If this bit is set, the reception of 250 kbps frames with non-standard-compliant SFD patterns is disabled.							
bit 3	DISSTD: Disa	able IEEE 802	.15.4 complia	nt Frame Recep	otion bit			
	If this bit is s disabled.	et, then recep	tion of 250 kb	ops frames with	IEEE 802.15	.4 compliant SF	D patterns	
bit 2	DIS125: Disa	ble 125 kbps F	Frame Recept	ion bit				
	If this bit is se	If this bit is set, then reception of 125 kbps frames is disabled.						
bit 1	OPTIMAL: Optimized Preamble Selection bit							
	When this bit is set, then optimized preamble is used instead of legacy.							
	1 = Optimized 0 = Legacy p							

r = Reserved

### REGISTER 9-18: SFD1 (START FRAME DELIMITER PATTERN 1 CONFIGURATION REGISTER) ADDRESS: 0x60

	RW-00100001				
	SFD1<7:0>				
bit 7					bit 0
Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 7-0 SFD1<7:0>: Start Frame Delimiter Pattern 1 Register Field bits

This octet is used as SFD pattern with 2 Mbps rate when OPTIMAL = 0, and as the MSB of the SFD pattern with 2 Mbps rate when OPTIMAL = 1.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 2, 3, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits of SFD2.

#### REGISTER 9-19: SFD2 (START FRAME DELIMITER PATTERN 2 CONFIGURATION REGISTER ADDRESS: 0x61

R/W-11110001	
SFD2<7:0>	
bit 7	bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

#### bit 7-0 SFD2<7:0>: Start Frame Delimiter Pattern 2 Register Field bits

This octet is used as SFD pattern with 1 Mbps rate when OPTIMAL = 0, and as the MSB of the SFD pattern with 1 Mbps rate when OPTIMAL = 1.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 1, 3, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits of SFD1.

DS70005023C-page 220

#### REGISTER 9-20: SFD3 (START FRAME DELIMITER PATTERN 3 CONFIGURATION REGISTER) ADDRESS: 0x62

	R/W-00111011	
	SFD3<7:0>	
bit 7		bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownr = Reservedr = Reserved'1' = Bit is set'1' = Bit is cleared

bit 7-0 SFD3<7:0>: Start Frame Delimiter Pattern 3 Register Field bits

This octet is used as SFD pattern with 500 kbps rate.

When OPTIMAL = 0:

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 1, 2, 4, 6, and the value 0xA7 is forbidden.

When OPTIMAL = 1:

The hexadecimal digits must be different from 0x0.

## REGISTER 9-21: SFD4 (START FRAME DELIMITER PATTERN 4 CONFIGURATION REGISTER) ADDRESS: 0x63

RW-11100101					
	SFD4<7:0>				
	bit 7 bit 0				

Leg	end:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n =	Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = F	Reserv	red			

bit 7-0 SFD4<7:0>: Start Frame Delimiter Pattern 4 Register Field bits

This octet is used as SFD pattern with 250 kbps rate when proprietary MAC is in use, otherwise, the 0xA7 pattern defined in the standard <1> is used instead.

The hexadecimal digits must be different from 0x0 and from the corresponding digits in SFD<k>, where, k = 1, 2, 3, 6 when **OPTIMAL** = 0. The value 0xA7 is forbidden.

## REGISTER 9-22: SFD5 (START FRAME DELIMITER PATTERN 5 CONFIGURATION REGISTER) ADDRESS: 0x64

R/W-01001101				
	SFD5<7:0>			
bit 7		bit 0		
Legend: R = Readable bit W = Writable bit	t U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			
r = Reserved				

bit 7-0 SFD5<7:0>: Start Frame Delimiter Pattern 5 Register Field bits This octet is used as the MSB of the SFD pattern with 125 kbps rate.

## REGISTER 9-23: SFD6 (START FRAME DELIMITER PATTERN 6 CONFIGURATION REGISTER) ADDRESS: 0x65

R/W-10101000	
SFD6<7:0>	
bit 7	bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

## bit 7-0 SFD6<7:0>: Start Frame Delimiter Pattern 6 Register Field bits

This octet is used as the LSB of the SFD pattern with 125 kbps rate. When OPTIMAL = 1, this octet is used as the LSB of the SFD pattern with 2 Mbps rate.

The hexadecimal digits must be different from 0x0 and different from the corresponding digits in SFD<k>, k = 1, 2, 3, 4 when OPTIMAL = 0. The value 0xA7 is forbidden.

## REGISTER 9-24: SFD7 (START FRAME DELIMITER PATTERN 7 CONFIGURATION REGISTER)

ADDRESS: 0x66

	R/W-11001000	
	SFD7<7:0>	
bit 7		bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	ved			

#### bit 7-0

SFD7<7:0>: Start Frame Delimiter Pattern 7 Register Field bits

When OPTIMAL = 1, this octet is used as the LSB of the SFD pattern with 1 Mbps rate.

DS70005023C-page 222

### 9.8 Start-of-Frame Delimiter (SFD) Detection

The following sections describe the SFD detection mechanism for the different data rates.

Header processing is required to work at least as reliably as the demodulation. To meet this requirement, longer preamble and 16-bit SFD is defined for frames where the payload data rate is lower than the air-datarate of the preamble.

#### 9.8.1 SFD DETECTION AT 125 kbps

The input contains a nibble of bits decoded from the received DSSS symbol. This input is updated on every new DSSS symbol received.

In each update, the latest four received nibbles are compared against the nibbles contained in the 16-bit SFD pattern that the host MC configures. At least three out of four nibbles must match to trigger an SFD\_-FOUND event.

SFD\_TIMEOUT occurs if the latest five nibbles are different from "0000" (preamble lost) while SFD\_-FOUND is not triggered. Reception is reset on SFD\_-TIMEOUT.

For the 125 kbps data rate the last decoded four nibbles and the nibbles of pattern\_125 must match in at least three nibble positions.

### 9.8.2 SFD DETECTION AT 1 Mbps

The input contains a byte, which is updated on every new byte received after the first preamble byte has been detected (this identifies the byte boundary). The two latest received bytes form a Word of 16 bits is denoted by W.

SFD\_FOUND event is reported if W exactly matches the host configured 16-bit preamble pattern (SFD), or if an approximate match is found with the following error patterns:

- SFD XOR W = 110...0110...0 (two error bursts of length 2)
- SFD XOR W = 10...0110...01 (single error burst of length 2, and single error on either or both ends) SFD XOR W = 0...0110...0 (single error burst of length 2)
- SFD XOR W = 0...010...0 (single error)

The rationale behind selecting these patterns is that the maximum-likelihood demodulator tends to produce error bursts of length 2 due to the trellis of the MSK modulation (this particular tolerance scheme seems to be novel).

SFD\_TIMEOUT event is reported if the latest three octets are different from 0x0F0F0F, while SFD\_-FOUND is not triggered. Reception is reset on SFD\_-TIMEOUT.

At 1 Mbps the match tolerates single bit or maximum 2 non-contiguous 2-bit burst differences in the comparison of the last received 16 bits and pattern\_1000 (simultaneously isolated single bit mismatches at both ends of the pattern constitute a single 2-bit mismatch burst).

<sup>© 2015</sup> Microchip Technology Inc.

#### 9.9 Physical Transmissions

MCU sets TXST and transmission starts when TXST is set to '1'. TXMAIF, TXSFDIF and RXSFDIF flags are handled. RXSFDIF is handled even with ACK. External PA/LNA is automatically handled. For more information on this mode, see Section 9.13 "External Power Amplifier (PA)/Low-Noise Amplifier (LNA)".

Channel, data rate and link adaptation is based on retransmission, and the information is from the receiver.

R/W-000	R/W-11111
CHIPBOOST<2:0>	TXPOW<4:0>
bit 7	bit 0

Legend: R = Readabl	e bit W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-5 CHIPBOOST<2:0>: TX Chip Boosting Field bits

This field modifies the spectrum of the OQPSK transmission.

bit 4-0 **TXPOW<4:0>:** TX Power Register Field bits


This field enables configuring the TX power ranging from -19 to 1 dBm. Encoding:

11111 **= +1 dBm** 


•

```
00001 = -19 dBm
00000 = PA OFF
```

## FIGURE 9-5: OUTPUT POWER IN



**Note:** Some variance is expected due to a different matching network.



DS70005023C-page 224

## 9.10 Signal Detection (Power-Save Listen Mode)

In Power-Save Listen Mode, only the RX front end circuit is powered, the baseband is switched off. In this mode, approximately 3 mA receive current is saved. To use this mode, set the PSAV bit to '1'.

Note:	In this mode, MRF24XA consumes less				
	current	that	causes	sensitivity	
	degradation.				

#### TABLE 9-8: RECOMMENDED SETTINGS FOR POWER-SAVE LISTEN MODE

Thresholds	125/250/ Legacy	500 kbps	1 Mbps	2 Mbps
DesensThr	0x3	0x4	0x5	0x5
PsavThr	0x9	0xC	0xF	0xF

## REGISTER 9-26: RATECON (RATE CONFIGURATION REGISTER) ADDRESS: 0x36

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV
bit 7							bit 0

Legend: R = Rea	dable bit W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-1 Out of scope.

bit 0 PSAV: Power-Save Mode Selection bit

When this bit is set, frame detection is dependent on the RSSI signal, and the receive signal processor is turned on when a sudden and significant increase (PSAVTHR<3:0>) is detected in the signal strength or the signal strength is above an absolute level (DESENSTHR<3:0>).

1 = Power-Save mode

0 = Hi-Sensitivity mode

<sup>© 2015</sup> Microchip Technology Inc.

REGISTER 9-27: POWSAVE (POWER-SAVE CO	ONFIGURATION REGISTER) ADDRESS 0x37
R/W-1010	R/W-1010
DESENSTHR<3:0>	PSAVTHR<3:0>

bit 7

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reser	ved			

This field defines an absolute level on the RSSI signal to activate receive signal processor if PSAV = 1. Unit is: 4 dB/LSB. Unsigned encoding is used.

#### bit 3-0 **PSAVTHR<3:0>:** Frame Detection Threshold Register Field bits

This field defines a relative (relative to the last 4  $\mu$ s RSSI value) threshold level on the RSSI signal to activate receive signal processor if PSAV = 1.

Unit is 0.5 dB/LSB. Unsigned encoding is used.

#### TABLE 9-9: REGISTERS ASSOCIATED WITH POWER-SAVE LISTEN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RATECON	DIS2000	DIS1000	DIS500	DIS250	DISSTD	DIS125	OPTIMAL	PSAV
POWSAVE	VE DESENSTHR<3:0>			PSAVTHR<3:0>				

**Legend:** r = Reserved, read as '0'.

bit 0

## 9.11 AFC

AFC circuit of MRF24XA measures Carrier Frequency Offset (CFO), for all the received packets. The measured value is interpreted as the frequency offset between the two communicating nodes.

Note: AFC circuit stores CFO value in CFO-MEAS field after the SFD is detected and clears the field as the frame processing is finished and RXIF interrupt is generated. CFOTX is used as digital CFO compensation for transmitting. CFORX is used as digital CFO compensation for receiving.

### REGISTER 9-28: CFOCON (CFO PRE COMPENSATION REGISTER) ADDRESS: 0x34

R/W-0000	R/W-0000
CFOTX<3:0>	CFORX<3:0>
bit 7	bit 0

Legend: R = Readable bi	t W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-4	CFOTX<3:0>: TX Carrier Frequency Offset Field bits
	The host writes this value to compensate for the Carrier Frequency Offset of the node during transmis- sion. Pre-compensation enables using crystals with wider tolerances.
	Frequency Offset Unit is: 13 ppm/LSB. Two's complement encoding.
bit 3-0	CFORX<3:0>: RX Carrier Frequency Offset Field bits
	The host writes this value to pre-compensate the Carrier Frequency Offset estimation window (±55 ppm).
	Frequency Offset Unit is: 13 ppm/LSB. Two's complement encoding.

#### REGISTER 9-29: CFOMEAS (CFO MEASUREMENT INDICATION REGISTER) ADDRESS: 0x35

	R/W-00000000	
	CFOMEAS<7:0>	
bit 7		bit 0

Legend: R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

#### bit 7-0 CFOMEAS<7:0>: CFO Measurement Field bits

If AFCOVR bit is cleared, then this register is written and valid when RXSFDIF is set with the value of the Carrier Frequency Offset that was estimated during the acquisition of the packet. The host may use this value together with the LQI as a preamble quality indication (the LQI is measured over the CFO compensated payload).

If AFCOVR bit is set, this receiver compensates the Carrier Frequency Offset. Note that in this case, the CFO estimation algorithm is disabled, thus  $\pm$ 13 ppm CFO is tolerated. CFORX has no effect when AFCOVR is set.

Frequency Offset Unit is: ~1.62 ppm/LSB of the 2.4 GHz carrier. Two's complement encoding is used.

## 9.12 Receive Status Vector (RSV)<sup>(1, 2)</sup>

The Receive Status Vector (RSV) can extend the received packet that gives extra information about the link. RSV bits are individually enabled.

- **Note 1:** RSV does not affect the LENGTH field of the packet.
  - **2:** LQI, RSSI, CHDR and CFO are the order of appending the CRC.

#### REGISTER 9-30: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER)

#### ADDRESS: 0x15 R/W/HC/HS-0 R/W-0 R/W/HC-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 NOPA RXDEC **RSVLQIEN** RSVRSSIEN **RSVCHDREN** RSVCFOEN r **RXEN** bit 7 bit 0

<b>Legend:</b> R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

#### bit 7 RXEN: Receive Enable Field bit

This bit enables/disables the packet reception. If an RX packet is currently being received, clearing this bit causes that packet to be discarded.

- 1 = RX enabled
- 0 = RX disabled

Hardware clear/set when:

- · Cleared when TRXMODE is set to TX-Streaming mode
- · Set when TRXMODE is set to RX-Streaming mode

Clearing this bit aborts the current operation in the following cases:

· Receiving a packet in Packet mode or in RX-Streaming mode

Changes to most RX related settings must be only done while this bit is cleared.

The clear channel assessment (CSMAEN) and ACK-frame reception does not require RXEN = 1 as the device turns the radio into RX when needed, irrespective of the status of the RXEN bit.

#### bit 6 NOPA: No Parsing bit

This bit disables packet parsing. Only CRC is checked, if it is enabled. This feature is useful in Sniffer mode.

- 1 = Disable packet parsing
- 0 = Enable packet parsing
- bit 5 RXDEC: RX Decryption bit

Setting this bit starts RX security processing (authentication or decryption, or both) on the last received packet.

- 1 = RX security processing started/in process. RXDECIF or RXTAGIF is set.
- 0 = RX security processing inactive or complete

This bit clears itself after RX decryption has completed.

bit 4 RSVLQIEN: Receive Status Vector LQI Enable bit

If bit is set, the measured Link Quality is appended after the received frame in the packet buffer.

- 1 = Append LQI field
  - 0 = Do not append LQI field
- bit 3 RSVRSSIEN: Receive Status Vector RSSI Enable bit

If bit is set, the measured RSSI is appended after the received frame in the packet buffer.

- 1 = Append RSSI field
- 0 = Do not append RSSI field

#### REGISTER 9-30: RXCON1 (MAC RECEIVE CONTROL 1 REGISTER) (CONTINUED)

#### ADDRESS: 0x15

#### bit 2 RSVCHDREN: Receive Status Vector Channel/MAC Type/Data Rate Enable bit

If bit is set, Channel, MAC type and Data Rate configurations used with the received frame are appended after the received frame in the packet buffer, using the encoding specified for CH<3:0>, FRMFMT and DR<2:0> (concatenated in this order when MSb is first).

1 = Append Channel, MAC type and Data Rate fields

0 = Do not append Channel, MAC type and Data Rate fields

bit 1 RSVCFOEN: Receive Status Vector CFO Enable bit

If bit is set, the estimated Carrier Frequency Offset of the received frame is appended after the received frame in the packet buffer, using the same encoding as CFOMEAS register.

- 1 = Append CFO estimation
- 0 = Do not append estimated CFO

bit 0 Reserved: Maintain as '0'

## 9.13 External Power Amplifier (PA)/ Low-Noise Amplifier (LNA)

MRF24XA has a PA control pin (pin 20) and an LNA control pin (pin 21) to handle external PAs and LNAs or external antenna switch circuits. MRF24XA can also tolerate different start-up times of different external circuits by sending or accepting data if the external circuits completes their ramp up. MRF24XA can handle both active-high or active-low control signal sensitive circuits.

#### 9.13.1 EXTERNAL PA HANDLING

MRF24XA can automatically switch ON and OFF external PA circuits as the internal functionalities require to transmit any signal. PA pin is automatically set to its preset active state as external PA is needed and set back to its inactive state if PA is not needed.

To enable external PA handling, set PAEN bit of EXTPA register to '1'. EXTPAP bit sets the active state of PA control line. The current value of EXTPAP bit is the active state of the PA line. RFOP<2:0>, field of the Radio Operation Register shows the status of the radio and external PA.


#### 9.13.1.1 PA Switch Time Management

MRF24XA is used with various external PA circuits. Different PA circuits may have different start-up time constraints to reach the steady state. MRF24XA can manage to start transmitting if both the internal and external PA circuits are ready to operate.

TX2TXMA<4:0>, Transmit Power-Up to Medium Access Configuration, defines the time delay that MRF24XA waits after powering on the internal PA before sending any data to transmit. Its POR default value is calculated to cover most of the cases, but user can redefine its value if needed. PA2TXMA<4:0>, External Power Amplifier Power-Up to Medium Access Configuration, defines the time delay that MRF24XA waits after powering on the external PA before sending any data to transmit.

Figure 9-7 illustrates the method of PA time management of MRF24XA.

# MRF24XA



<sup>© 2015</sup> Microchip Technology Inc.

## 9.13.2 EXTERNAL LNA HANDLING

MRF24XA can automatically switch ON and OFF external LNA circuit as the internal functionalities require receiving. LNA pin is automatically set to its predefined active state as external LNA circuit is needed, and set back to its inactive state if LNA is not needed.

To enable external LNA handling, set LNAEN bit of the EXTLNA register to '1'. EXTLNAP bit sets the active state of LNA line. The actual value of EXTLNAP bit is the active state of the LNA line.

MRF24XA is programmed to delay signal receiving after powering on the external LNA circuit. It enables to optimize the power consumption to the startup time of the external LNA circuit. LNADLY<4:0> defines the time delay between LNA power-up and the start of signal reception. The time base is 1 µs. Higher LNADLY value means longer Wait before starting reception. RFOP<2:0> field of the Radio Operation register shows the status of the radio and external LNA.

## REGISTER 9-31: OPSTATUS (OPERATION STATUS)

#### Address: 0x02

R-0	R/HS/HC-0						
r		MACO	P<3:0>			RFOP<2:0>	
bit 7							bit 0

Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved	HC = Hardware Clear	HS = Hardware Set	

bit 7	Reserved: Maintain as '0'
bit 6-3	Out of scope

bit 2-0 **RFOP <2:0>:** Radio Operation Register Field bits

Provides status information on the current Radio state. Encoding on RFOP<2:0>:

111 = TX with external PA is turned on (TX+PA)

110 = RX with external LNA is turned on (RX+LNA)

101 = Synthesizer and external PA or LNA is turned on (SYNTH+PA/LNA)

#### REGISTER 9-32: TX2TXMA (TRANSMIT POWER-UP TO MEDIUM ACCESS CONFIGURATION REGISTER) ADDRESS 0x3C

R-0	R/W-00011
r	TX2TXMA<4:0>
bit 7	bit 0

Legend	: R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Val	ue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Rese	erved			

bit 7-5 Reserved: Maintain as '0'

 bit 4-0
 **TX2TXMA<4:0>:** Transmit Power-Up to Medium Access Configuration Field bits

 Defines the time interval between turning on the transmitter of the device and the start time of medium access (start of the PHY-layer frame).

 TX\_TO\_TXMA = The transient time of the transmitter, in the following scenarios:

 PAEN = 0

 PAEN = 1, but the PA is turned on first. PA\_TO\_TXMA = TX\_TO\_TXMA + PA transient time.

 PAEN = 1, but the TX and PA transients are NOT sequenced.

 TX\_TO\_TXMA = The transmitter is turned on first (transmitter + PA\_TO\_TXMA:

 PAEN = 1, and the transmitter is turned on first (transients are sequenced).

Representation: 1 µs/1 LSB. No offset.

<sup>© 2015</sup> Microchip Technology Inc.

#### REGISTER 9-33: EXTPA (EXTERNAL POWER AMPLIFIER CONFIGURATION REGISTER) ADDRESS 0x3D

R-0	R/W-0	R/W-0	R/W-00100			
r	EXTPAP	PAEN	PA2TXMA<4:0>			
bit 7			b	oit O		
Legend: R	= Readable bit	W = Writable	bit U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			
r = Reserved						
bit 7 Reserved: Maintain as '0'						
bit 6 EXTPAP: External Power Amplifier Polarity bit						

DIL O	
	1 = 3.3V turns Power Amplifier ON 0 = GND turns Power Amplifier ON
bit 5	PAEN: External Power Amplifier Enable bit
	This bit enables the PA pin to output the control signal for external Power Amplifier.
bit 4-0	PA2TXMA<4:0>: External Power Amplifier Power-Up to Medium Access Configuration Field bits
	Defines the time interval between turning on the external PA of the device and the start time of medium access (start of the PHY-layer frame).
	PA_TO_TXMA = The transient time of the external PA, in the following scenarios:
	PAEN = 1, and the transmitter is turned on first. TX_TO_TXMA = PA_TO_TXMA + TX transient time.
	PAEN = 1, but the TX and PA transients are NOT sequenced.
	PA_TO_TXMA = The transient time of the PA + TX_TO_TXMA:
	PAEN = 1, and the external power amplifier is turned on first (Transients are sequenced).
	Representation: 1 µs/1 LSB. No offset

#### REGISTER 9-34: EXTLNA (EXTERNAL LOW-NOISE AMPLIFIER CONFIGURATION REGISTER ADDRESS 0x3E

R-0	R/W-0	R/W-0	RW-00100
r	EXTLNAP	LNAEN	LNADLY<4:0>
bit 7			bit 0

Legend:	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserv	red			

bit 7	Reserved: Maintain as '0'
bit 6	EXTLNAP: External Low Noise Amplifier Polarity bit
	1 = 3.3V turns Low-Noise Amplifier ON 0 = GND turns Low-Noise Amplifier ON
bit 5	LNAEN: External Low-Noise Power Amplifier Enable bit
	This bit enables the LNA pin to output the control signal for external Low-Noise Amplifier.
bit 4-0	LNADLY<4:0>: External Low-Noise Amplifier Power-Up Transient Delay Field bits
	Defines the duration between turning on the LNA and the time when the reception is valid.
	LNA and receiver are turned on together. The longer transient is awaited before input signal is accepted as valid.
	Representation: 1 µs/1 LSB. No offset.

	7	6	5	4	3	2	1	0
OPSTATUS	r	MACOP<3:0>				RFOP<2:0>		
TX2TXMA		r		TX2TXMA<4:0>				
EXTPA	r	EXTPAP	PAEN		F	A2TXMA<4:0>	>	
EXTLNA	r	EXTLNAP	LNAEN	LNADLY<4:0>				

## TABLE 9-10: REGISTERS ASSOCIATED WITH EXTERNAL PA AND LNA

**Legend:** r = Reserved, read as '0'.

NOTES:

## 10.0 BATTERY LIFE OPTIMIZATION

In a battery-operated application, the device only wakes up when it must transmit or requires to poll for data. Polling is used for data reception as a means to synchronize the remotely transmitting node to the wake-up event in the receiver. Between transmission and reception the device must be held in Deep Sleep mode drawing less current than the battery self-discharge, which is about 1  $\mu$ A. Register contents and internal Calibration state are maintained in Deep Sleep mode for efficient power mode changes. Long battery life is achieved through low currents in each state of the device and a series of system features that contribute to minimize the duration required for transmit or receive.

The following enhanced features are used to minimize radio ON time:

- High air-data-rates to minimize the packet duration
- Automatic, on-the-fly, per frame, air-data-rate adaptation in the receiver, allowing the transmitter to select the highest data rate that fits the quality of the link
- Minimized framing overheads in both the PHY and the MAC layers
- Minimized ramp-up and turnaround times
- · Short, still reliable channel assessment
- Automatically handled TX and RX signal paths
- Inferred destination addressing

On-the-fly, per frame air-data-rate detection is the capability of the receiver to synchronize to the transmitter data rate without knowing the sender of the frame and the expected data rate in advance. On-the-fly, per frame, air-data-rate detection gives the following advantages:

- Each low-power node can use the highest data rate allowed by its link quality to save its battery charge. The evaluation of the link quality requires MCU interaction.
- Multiple data rates are used within the same network.

As opposed to conventional protocols supporting the simultaneous use of multiple air-data-rates in the network traffic, the frame header, which encodes the payload data rate, does not use the lowest data rate. Without this feature either the worst link defines the airdata-rate that all nodes must use, or each node must use the lowest data rate for the frame header, which can severely compromise the throughput and battery efficiency of the highest rates.

Passive listening, channel assessment and the duration of the turnaround between transmit and receive contribute to the power consumption. In this regard, MRF24XA excels by minimized TX-to-RX turnaround durations, fast but reliable channel assessment and short PLL and AGC ramp-up durations. Power modes are automatically sequenced during CSMA sending by the internal state machines of the device without interaction from the MCU. These mechanisms can optionally control external PA and LNA.

The Message Chart in Figure 10-1 illustrates a typical wake-up cycle:

- 1. While the low-power device is in Deep Sleep mode, the coordinator listens to the channel and buffers any messages addressed to the low-power node.
- 2. The low-power node wakes up when must transmit, or periodically to poll the coordinator for any pending data.
- 3. First, the low-power node sends a poll command to the coordinator and any data it must send.
- Low-power node can go back to Deep Sleep mode as soon as it gets an ACK unless the coordinator has buffered pending data. This condition is indicated in a specific bit field of the acknowledge frame that the coordinator is sending.
- 5. In the case of pending data, the low-power node may want to turn off the radio for a predetermined duration allowing the coordinator to retrieve the pending data for sending.
- 6. Finally, the coordinator turns to Receive mode to get the pending data. On successful reception, it turns to transmit to send an ACK and returns to Deep Sleep mode.
- 7. Time-outs ensure that the low-power node does not stay powered-up forever in the case when the coordinator fails to respond in any of the transactions above.

Figure 10-1 shows that all the radio activities are minimized to immediately return to Deep Sleep mode.

As a result, the average current consumption is reduced by multiple factors in comparison to the standard IEEE 802.15.4 operation. The comparison is done for three corner cases as follows:

- Table 10-1 for polling without pending data
- Table 10-2 for polling with 80 octets pending data
- Table 10-3 for the transmission of 80 octets

A combination of the three cases allow evaluating the energy budget of complex scenarios. A yearly 10 mAh is to be added for battery self-discharge and Deep Sleep mode. Equation 10-1 shows the self discharge current calculation. The consumption of the MCU and any sensors, displays must be added.

<sup>© 2015</sup> Microchip Technology Inc.

The enhanced MAC and PHY feature set also compresses the frame header time to achieve the shortest possible radio ON time.

To reduce leakage current, ensure that GPIO weak pull up is turned off in case it is not needed in Deep Sleep mode.

#### EQUATION 10-1: BATTERY SELF-DISCHARGE

The discharge caused by 1  $\mu$ A average current over one year: 1 $\mu$ A x 1 year = 8.76 mAh

#### TABLE 10-1: POLLING FOR PENDING DATA – NO PENDING DATA IS AVAILABLE<sup>(1)</sup>

Wake-up		Consumed Ba	Unit	
Mode Period		2 Mbps Extended Data Rate	802.15.4 Compliant Mode	
Single wake-up	per wake-up	4480	17450	mA*µs = nC
Yearly average	1s	39.3	152.9	mAh/year = μA
while waking up	20s	2	7.6	mAh/year = μA
regularly in every	1 min	0.7	2.5	mAh/year = μA
	5 min	0.1	0.5	mAh/year = μA

**Note 1:** The calculations are strongly depended on the used protocol. It may happen that a given protocol cannot produce the listed battery life values.

#### TABLE 10-2: POLLING FOR PENDING DATA – 80 OCTETS OF PENDING DATA RECEIVED<sup>(1)</sup>

Wal	ke-up	Consumed Ba		
Mode	Period	2 Mbps Extended Data Rate	802.15.4 Compliant Mode	Unit
Single wake-up	per wake-up	12030	62620	mA*us = nC
Yearly average	1s	163.7	936.7	mAh/year = μA
while waking up	20s	8.2	46.8	mAh/year = μA
regularly in every	1 min	2.7	15.6	mAh/year = μA
	5 min	0.5	3.1	mAh/year = μA


**Note 1:** The calculations are strongly depended on the used protocol. It may happen that a given protocol cannot produce the listed battery life values.


## TABLE 10-3:POLLING FOR PENDING DATA – TRANSMITTING 80 OCTETS TO COORDINATOR<br/>(AS PIGGYBACK DATA – NO PENDING RECEIVED DATA)<sup>(1)</sup>

Wal	ke-up	Consumed Ba		
Mode	Period	2 Mbps Extended Data 802.15.4 Compliant Rate Mode		Unit
Single wake-up	per wake-up	10560	66090	mA*us = nC
Yearly average	1s	92.5	579	mAh/year = μA
while waking up regularly in every	20s	4.6	28.9	mAh/year = μA
	1 min	1.5	9.6	mAh/year = μA
	5 min	0.3	1.9	mAh/year = μA

**Note 1:** The calculations are strongly depended on the used protocol. It may happen that a given protocol cannot produce the listed battery life values.

DS70005023C-page 238





NOTES:

## 11.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

Ambient temperature under bias	40°C to +85°C
Storage temperature	40°C to +125°C
Voltage on any digital or analog pin with respect to Vss (except VDD)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	0.3V to 6V
Maximum output current sunk by GPIO0-GPIO2 pins	2mA at 0.3xVDD
Maximum output current sourced by GPIO0-GPIO2 pins	2mA at 0.3xVDD

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 11-1: RECOMMENDED OPERATING CONDITIONS

Parameter	Min.	Тур	Max.	Units
Ambient Operating Temperature	-40	+25	+85	°C
Supply Voltage for RF, analog (AVDD) and digital circuits (DVDD)	1.08	1.2	1.32	V
Supply Voltage for LDO Input (pin 30) and digital I/O (pin 23)	1.5	3.3	3.6	V
Input High Voltage (Vін)	0.65 x Vdd	_	VDD +0.3	V
Input Low Voltage (VIL)	-0.3		0.35 x Vdd	V

## TABLE 11-2: CURRENT CONSUMPTION

Typical Values: TA = 25°C, VDD = 3.3V

Operating mode	Condition	Min.	Тур	Max.	Units
Deep Sleep	All GPIO pins are grounded	—	40		nA
Sleep	—		0.3	_	mA
Crystal ON	— — 1.		1.1	—	mA
Synthesizer ON	—	_	7	_	mA
RX Listen Power-Save	All data rates		13.5	-	mA
RX Listen	All data rates — 16.5 —		mA		
RX Packet Demodulation	1 Mbps or 2 Mbps — 15.5 —		_	mA	
RX Packet Demodulation	500 kbps, 250 kbps or 125 kbps — 16.5 —		-	mA	
TX	at maximum power <sup>(1)</sup>		30	_	mA

Note 1: For further details, see Figure 9-5 and Figure 9-6.

#### TABLE 11-3: RECEIVER CHARACTERISTICS

Typical Values: TA = 25°C, VDD = 3.3V


Parameters	Condition	Min.	Тур	Max.	Units	
RF Input Frequency	_	2.405	_	2.480	GHz	
RF Sensitivity	Data Rate: 250 kbps, PER 1%	_	-95		dBm	
	125 kbps at 0 ppm CFO		-103	_		
	at +/- 110 ppm CFO	_	-100			
	250 kbps at 0 ppm CFO	_	-100			
	at +/- 110 ppm CFO	_	-99	_		
	500 kbps: Legacy and Optimal framing	_	_	_		
	at 0 ppm CFO	_	-97	_		
	at +/- 110 ppm CFO		-96	_		
	1 Mbps: Legacy framing	_		_		
	at 0 ppm CFO	_	-92			
	at +/- 110 ppm CFO	_	-92	_		
	Optimal framing	_	_			
	at 0 ppm CFO	_	-91			
	at +/- 85 ppm CFO	_	-89			
	2 Mbps: Legacy framing	_	_	_		
	at 0 ppm CFO	_	-88	_		
	at +/- 110 ppm CFO	_	-88			
	Optimal framing	_	_			
	at 0 ppm CFO	_	-87	_		
	at +/- 85 ppm CFO	_	-86			
Maximum RF Input	—	_	-10	_	dBm	
LO Leakage	Maximal leakage when radio is in RX, measured after balun	—	-51.8	—	dBm	
Adjacent Channel Rejection	at ±5 MHz	_	32	—	dB	
Alternate Channel Rejection	at ±10 MHz	—	45	—	dB	
RSSI Range			75		dB	
RSSI Error	_		—	± 5	dB	

#### TABLE 11-4: TRANSMITTER CHARACTERISTICS

Typical Values: TA = 25°C, VDD = 3.3V

Parameters	Condition	Min.	Тур	Max.	Units
RF Carrier Frequency	—	2.405		2.480	GHz
Maximum RF Output Power	—	—	1	—	dBm
RF Output Power Control Range	—	_	20	_	dB
TX Spectrum Mask for O-QPSK Signal	Offset frequency >3.5 MHz, at 0 dBm output power	—	-35	—	dBm
TX EVM	_	17	23	30	%

DS70005023C-page 242



#### TABLE 11-5: EXAMPLE SLAVE MODE REQUIREMENTS

Parameter Number	Symbol	Characteristic	Min.	Max.	Units
70	TssL2scH	$\overline{CS} \downarrow$ to SCK $\uparrow$ Input	50	—	ns
71	TscH	SCK Input High Time	50	_	ns
72	TscL	SCK Input Low Time	50	_	ns
74	TscH2DIL	Hold Time of SDI Data Input to SCK Edge	25	_	ns
75	TDOR	SDO Data Output Rise Time	_	25	ns
76	TdoF	SDO Data Output Fall Time	_	25	ns
78	TscR	SCK Output RiseTime	_	25	ns
80	TSCH2DOV, TSCL2DOV	SDO Data Output Valid after SCK Edge	50	_	ns
82	TssL2doV	SDO Data Output Valid after NCS ↓ Edge	50	_	ns
83	TssL2ssH	NCS	50	_	ns

## 11.1 Matching Network

Due to some innovative RF solutions built into the chip, the conventional way of matching network design does not work with this radio. For further information, contact support or your sales representative.

<sup>© 2015</sup> Microchip Technology Inc.


NOTES:

## 12.0 PACKAGING INFORMATION

## 12.1 Package Marking Information

## 32-Lead Very Thin Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [VQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-160A Sheet 1 of 2

## 32-Lead Very Thin Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [VQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		32	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.70	-	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.70	-	3.90
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-160A Sheet 2 of 2

DS70005023C-page 246

## 32-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [VQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Ν	ILLIMETER	S	
Dimension	Dimension Limits			MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			3.70
Optional Center Pad Length	Y2			3.70
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X32)	X1			0.30
Contact Pad Length (X32)	Y1			0.80
Contact Pad to Center Pad (X32)	G1	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2160A

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

## APPENDIX A: REVISION HISTORY

## **Revision A (August 2011)**

This is the initial released version of the document.

## Revision B (March 2013)

Incorporated major formatting and text updates throughout the document.

## **Revision C (March 2015)**

The following lists the modifications:

- Incorporated major formatting
- Revised a few sentences throughout the document
- Added Chapter 12 "Packaging Information"
- Updated PULLDIRGPIOx bit description to add 75 kOhm information
- Updated Product Identification System section to add package information
- Revised Table 2-3 and Figure 2-3.

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

DS70005023C-page 252

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	_ <u>M.</u> │ module	X   Module Type	T Tape and Reel	-X │ Temperature Range	Example: a) MRF24XA -I/ = Industrial temp. tray.
Device:	MRF24XA; VDD	range 1.5V to	3.6V		
Temperature Range:	$I = -40^{\circ} C to$	o +85º C (Indu	strial)		
Package:	-		Flat (5X5 mm Bo lat, No-Lead (5X	dy), 32-lead 5X0.9 mm Body), 32-le	ead

<sup>© 2015</sup> Microchip Technology Inc.

NOTES:

## INDEX

1	•
^	•

Absolute Maximum Ratings
С
Channel Agility191Customer Change Notification Service251Customer Notification Service251Customer Support251
D
Deep Sleep mode
E
Electrical Characteristics
I
Internet Address
L
Low Dropout (LDO)7
М
Microchip Internet Web Site
Ρ
Packaging Information245PIE225PIE326Power-Saving Features210proprietary MAC169
R
Received Signal Strength Indicator (RSSI)7 Recommended Operating Conditions241 RXLISTEN
S
Synthesizer 199
W
WWW Address

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-137-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

© 2015 Microchip Technology Inc.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Tel: 86-Fax: 86 **China** -