TOSHIBA



TLCS-900/L1 Series

TMP91C829



TOSHIBA CORPORATION

Semiconductor Company


Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts \Rightarrow ($\overline{\text{NMI}}$, INT0 to INT4), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



CMOS 16-Bit Microcontroller TMP91C829FG

1. Outline and Features

TMP91C829 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. With 2 Kbytes of boot ROM included, it allows your programs to be erased and rewritten on board. TMP91C829FG comes in a 100-pin flat package. Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward compatible with TECS:90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4 channels (444 ns/2 bytes at 36/MHz)
- (2) Minimum instruction execution time: 111 ns (at 36 MHz)
- (3) Built-in RAM: 8 Kbytes Built-in ROM: None

Built-in Boot ROM: 2 Kbytes

RESTRICTIONS ON PRODUCT USE

060116EBP

- The information contained herein is subject to change without notice, 021023_b
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023 A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the outcomer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from
 its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_s

- (4) External memory expansion
 - Expandable up to 16 Mbytes (Shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus ... Dynamic data bus sizing
- (5) 8-bit timers: 6 channels
- (6) 16-bit timer/event counter: 1 channel
- (7) Serial bus interface: 2 channels
- (8) 10-bit AD converter: 8 channels
- (9) Watchdog timer
- (10) Chip select/wait controller: 4 blocks
- (11) Interrupts: 35 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 19 internal interrupts: 7 priority levels are selectable
 - 7 external interrupts: 7 priority levels are selectable

 (Level mode, rising edge mode and falling edge mode are selectable.)
- (12) Input/output ports: 46 pins (Except Data bus (8bit), Address bus (16bit) and RD pin)
- (13) Standby function

Three HALT modes: IDLE2 (Programmable), IDLE1, STOP

- (14) Operating voltage
 - VCC (5 V) = 4.75 V to 5.25 V (fe max = 36 MHz)
 - VCC (3 V) = 3.0 V to 3.6 V (fc max = 36 MHz)
- (15) Package

100-pin QFP: P-LQFP100-1414-0.50F

Power on and power off the supply

Power on and power off of the supply require the simultaneous execution of the 5 V power supply and 3.3 V power supply. If the both power supplies cannot be turned on or off simultaneously, turn on or off each power supply within the specifications shown in Figure 3.1.2 and 3.1.2 "Power On and Power Off of the Supply". When power on and power off of the supply is performed on eigher of them, overlap current may run into the internal logic. Leaving overlap current running results in increase of power dissipation and short LSI life. Please avoid leaving either of power supplies on.

91C829-2 2006-03-15




Figure 1.1 TMP91C829 Block Diagram

2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91C829FG, their names and functions are as follows:

2.1 Pin Assignment Diagram




Figure 2.1.1 Pin Assignment Diagram (100-pin LQFP)

91C829-4 2006-03-15

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Functions (1/3)

Pin Name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Bits 0 to 7 of data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
DO . D. E		1/0	(when used to the external 8-bit bus)
D8 to D15		1/0	Data (Upper): Bits 8 to15 of data bus
P20 to P27	8	Output	Port 2: Output port
A16 to A23 A8 to A15	8	Output Output	Address: Bits 16 to 23 of address bus Address: Bits 8 to 15 of address bus
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus
RD	1	Output	Read: Strobe signal for reading external memory
WR	1	Output	Write: Strobe signal for writing data to pins D0 to D7
P53	1	I/O	Port 53: I/O port (with pull-up resistor)
BUSRQ	Į.	Input	Bus request: Signal used to request bus release (High impedance)
P54	1	I/O	Port 54: I/O port (with pull-up resistor)
BUSAK	Į.	Output	Bus acknowledge: Signal used to acknowledge bus release
DOSAR		Output	(High impedance)
P55	1	I/O	Port 55: I/O port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait.
P56	1	I/O	Port 56: I/O port (with pull-up resistor)
INTO		Input	Interrupt request pin0: Interrupt request pin with programmable level/rising
			edge/falling.edge
P60	1	Output	Port 60; Qutput port
CS0		Output (Chip select 0: Outputs 0 when address is within specified address area
P61	1	Output	Port 61: Output port
CS1		Output	Chip select 1: Outputs 0 when address is within specified address area
P62	1	Output	Port 62: Output port
CS2		Output	Chip select 2: Outputs 0 when address is within specified address area
P63	1	(Output(\	Port 63: Output port
CS3		Qutput/	Chip select 3: Outputs 0 when address is within specified address area
P70	//_)/0	Port 70: 1/0/port
TAOIN		Input	Timer A0 input
INT1		Input	Interrupt request pin2: Interrupt request pin with programmable level/rising
		\rightarrow	edge/falling edge
P71 <	√ <u>)</u> 1	I/O	Port 71: I/O port
TA1OUT		Output	Timer A0 or timer A1 output
P72		1/0 📈 (Port 72: I/O port
TA3OUT (Output	Timer A2 or timer A3 output
INT2		Input	Interrupt request pin2: Interrupt request pin with programmable level/rising
			edge/falling edge

Table 2.2.2 Pin Names and Functions (2/3)


Pin Name	Number of Pins	I/O	Functions
P73	1	I/O	Port 73: I/O port
TA4IN		Input	Timer A4 input
INT3		Input	Interrupt request pin 3: Interrupt request pin with programmable level/rising
			edge/falling edge
P74	1	I/O	Port 74: I/O port
TA5OUT		Output	Timer A4 or timer A5 output
P75	1	I/O	Port 75: I/O port
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable
P80	1	I/O	Port 80: I/O port (with pull-up resistor)
TXD0		Output	Serial send data 0: Programmable open-drain output pin
P81	1	I/O	Port 81: I/O port (with pull-up resistor)
RXD0		Input	Serial receive data 0
P82	1	I/O	Port 82: I/O port: (with pull-up resistor)
SCLK0		Input	Serial clock I/O 0
CTS0		I/O	Serial data send enable 0 (Clear to send)
P83	1	I/O	Port 83: I/O port (with pull-up resistor)
STS0			Serial data request signal 0
P84	1	I/O	Port 84: I/O port (with pull-up resistor)
TXD1		Output	Serial send data 0: Programmable open-drain output pin
P85	1	I/O	Port 85: 1/O port (with pull-up resistor)
RXD1		Input	Serial receive data 1
P86	1	I/O	Port 86: I/O port: (with pull-up resistor)
SCLK1		Input	Serial clock I/O 1
CTS1		I/O	Serial data send enable 1 (Clear to send)
P87	1	1/0	Port 87: I/O port (with pull-up resistor)
STS1			Serial data request signal 1
P90	1	1/9	Port 90: I/O port
INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable level/rising
			edge/falling edge
P93	1	(//0	Port 93: I/O port
TB0IN0		(V)Input	Timer B0 input 0
P94	/1/	1/0	Port 94: I/O port
TB0IN1		Input	Timer Bo input 1
P95	1	1/0	Port-95: I/O port
TB0OUT0		Output	Timer B0 output 0
P96	√> ¹	1/0	Port 96: I/O port
TB0OUT1	No. 1	Output	Timer 80 output 1
PA0 to PA7 AN0 to AN7	8	Input	Port A0 to A7: Pin used to input port
ADTRG		Input	Analog input 0 to 7: Pins used to input to AD converter
	1	Input //O	A/D trigger: Signal used to request AD start (PA3) Port Z2: I/O port (with pull-up resistor)
PZ2 /HWR	1 (, , , ,
	4	Qutput	High write: Strobe signal for writing data to pins D8 to D15
PZ3	1	1/0	Port Z3: I/O port (with pull-up resistor)

Table 2.2.3 Pin Names and Functions (3/3)

Pin Name	Number of Pins	I/O	Functions
BOOT	1	Input	This pin sets boot mode (with pull-up resistor)
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge level or with both edge levels programmable
AM0 to AM1	2	Input	Address mode: External data bus with select pin When external 16-bit bus is fixed or external 8- or 16-bit buses are mixed, AM1 = 0, AM0 = 1 When external 8-bit bus is fixed, AM1 = 0, AM0 = 0
RESET	1	Input	Reset: Initializes TMP91C829 (with pull-up-resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	I/O	Power supply pin for AD converter
AVSS	1		GND supply pin for AD converter
X1/X2	2		Oscillator connection pins
HVCC	2		Power supply pins (5 V)
LVCC	2		Power supply pins (3½)
DVSS	3		GND pins (0/V)
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin

Note 1: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signal.

Note 2: All pins which have a built-in pull-up resistor (Other than the RESET pin and the BOOT pin) can be disconnected from the resistor in software.



3. Operation

This section describes the basic components, functions and operation of the TMP91C829.

Notes and restrictions which apply to the various items described here are outlined in section 7. "Points to Note and Restrictions" at the end of this databook.

3.1 CPU

The TMP91C829 incorporates a high-performance 16-bit CPU (The 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this databook which describes the TLCS-900/L1 CPU.

The following sub sections describe functions peculiar to the CPU used in the TMP91C829; these functions are not covered in the section devoted to the TLCS-900/L1 CPU.

3.1.1 Reset

When resetting the TMP91C829 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (8.89 μ s at 36 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low-level at least for 10 system clocks.

Clock gear is intitialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= fc/16 ×1/2).

When the reset is accept, the CPU:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<16:23> \ Data in location FFFF02H

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF0:2> of the status register (SR) to 111. (Thereby setting the interrupt level mask register to level 7.)
- Sets the <MAX> bit of the status register to 1 (MAX mode).

 (Note: As this product does not support MIN mode, do not write a 0 to the <MAX>
- Clears bits <RFP0:2> of the status register to 000. (Thereby selecting register bank 0.)

When the reset is cleared, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is cleared.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 shows the timing of a reset for the TMP91C829.




Figure 3.1.1 TMP91C829 Reset Timing Example

3.1.2 Power On and Power Off of the Supply




Figure 3.1.2 Power Supply On/Off Timing

3.2 Outline of Operation Modes

There are multi chip and multi boot modes. Which mode is selected depends on the device's pin state after a reset.

- Multi chip mode: The device normally operations in this mode. After a reset, the device starts executing the external memory program.
- Multi boot mode: This mode is used to rewrite the external flash memory by serial transfer (UART) or ATAPI transfer.


After a reset, internal boot program starts up, executing a on-board rewrite program.

Table 3.2.1 Operation Mode Setup Table

Operation Mode	Mode Setup Input Pin					
Operation wode	RESET	BOOT				
Multi chip mode		Н				
Multi boot mode		L				

3.3 Memory Map

Figure 3.3.1 is a memory map of the TMP91C829.



3.4 Triple Clock Function and Standby Function

The TMP91C829 contains (1) a clock gearing system, (2) a standby controller, and (3) a noise-reducing circuit. It is used for low-power, low-noise systems.

The clock operating mode is as follows: (a) Single clock mode (X1, X2 pins only).

Figure 3.4.1 shows a transition figure.





Figure 3.4.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc. In case of TMP91C829, fc = fFPH. The system clock fsys is defined as the divided clock of fFPH, and one cycle of fsys is regarded as one state.



3.4.1 Block Diagram of System Clock



3.4.2 SFRs

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	-	-	_	-	=	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R/	W			
	After reset	1	0	1	0	0	0	0	
	Function	Always	Always	Always	Always	Always		Select presca	aler clock
		write "1".	write "0".	write "1".	write "0".	write "0".	timer	00: f _{FPH}	
								01: Reserved	l
							Don't care Write 1:	10: fc/16 11: Reserved	
							Start timer	ii. Reserved	•
							Read 0:		
							Eng		
							warm-up		
							Read 1:		
					4		Do not end	41 /	>
							warm-up		
		7	6	5	4 ((/	/\3	2 (1	0
SYSCR1	Bit symbol					J)-	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write						R/	₩ ₁	
	After reset					0	(0)	> 0	0
	Function			<		Always write "0".	Select gear v 000: fc	alue of high fr	requency (fc)
						write U.	000. ic 001; fc/2		
				7(\\``		Ø10; fc/4		
					` /		011: fc/8		
					7 //		100: fc/16	٠ -ا/	
							101: (Reserve		
			((111: (Reserve		
		7	6	5	4 ^	3	2	1	0
SYSCR2	Bit symbol		(-(WUPTM1	WUPTMO	HALTM1	HALTM0		DRVE
(00E2H)	Read/Write		R/W	/ R/W	R/W	R/W	R/W		R/W
	After reset		$\bigcirc 0 \land \bigcirc$	1	0				
	Function		Always)	Warm-up time		HALT mode			1: Drive the
		//)]	write "0".	00: Reserved		00: Reserved			pin during STOP
	4			10: 2 inputte	ed frequency	10: IDLE1 mo			mode
			_	11: 2 ¹⁶ inputte	ed frequency	11: IDLE2 mo			.11000


Figure 3.4.3 SFR for System Clock

TOSHIBA

EMCCR1	Bit symbol	
(00E4H)	Read/Write	Writ
	After reset	Writ
	Function	

Writing 1FH turns protections OFF
Writing any value other than 1FH turns protection ON.

TMP91C829



3.4.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8, or 16 (fc, fc/2, fc/4, fc/8, or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization $\langle GEAR0:2 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after a reset.

For example, fSYS is set to 1.125 MHz when the 36 MHz oscillator is connected to the X1 and X2 pins.

Clock gear controller

The fFPH is set according to the contents of the clock gear select register SYSCR1 <GEAR0:2> to either fc, fc/2, fc/4, fc/8, or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example: Changing to a high-frequency gear

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B ; Changes fsys to fc/2.

X: Don't care

(Changing to high-frequency clock gear)

To change the clock gear, write the appropriate value to the SYSCR1<GEAR0:2> register. The value of fFPH will not change until a period of time equal to the warm-up time has elapsed from the point at which the register is written to.

There is a possibility that the instruction immediately following the instruction which changes the clock gear will be executed before the new clock setting comes into effect. To ensure that this does not happen, insert a dummy instruction (to execute a write cycle) as follows:

Example:

SYSCR1 EQU 00E1H

LD (\$Y\$CR1), XXXX0001B ; Changes f_{SYS} to fc/4.

LD (DUMMY), 00H ; Dummy instruction.

Instruction to be executed after clock gear has changed.

3.4.4 Prescaler Clock Controller

For the internal I/O (TMRA01:45, TMRB0 and SIO0, SIO1), there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

The $\phi T0$ clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

3.4.5 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.

- (1) Single drive for high-frequency oscillator
- (2) Protection of register contents


The above functions are performed by making the appropriate settings in the EMCCR0 and EMCCR1 registers.

(1) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

When a 1 is written to the EMCCR0<EXTIN>, the oscillator is disabled and is operated as a buffer. The X2 pin always outputs a 1.

<EXTIN> is initialized to 0 by a reset.

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(2) Protection of register contents

(Purpose)

An item for mistake operation by inputted noise.

To execute the program certainty which is occurred mistake operation, the protect-register can be disabled write operation for the specific SFR.

Write disabled SFRs


1. CS/WAIT controller

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3

2. Clock gear (only EMCCR1 can be written to.)

SYSCR0, SYSCR1, SYSCR2, EMCCRQ

(Block diagram)



Write signal to the disabled SFR

Write signal to the other SFR

(Setting method)

Writing any value other than 1FH to the EMCCR1 register turns on protection, thereby preventing the CPU from writing to the specific SFR.

Writing 1FH to EMCCR1 turns off protection.

The protection status is set in EMCCR0<PROTECT>.

Resetting initializes the protection status to off.

91C829-18 2006-03-15

3.4.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: The CPU only is halted.

In IDLE2 mode internal I/O operations can be performed by setting the following registers.

Table 3.4.1 shows the registers of setting operation during IDLE2 mode.

Table 3.4.1 The Registers of Setting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN<(2TA01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN 12TA45>
TMRB0	TB0RUN <i2tb0></i2tb0>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1<12S0>
AD converter <	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

- b. IDLE1: Only the oscillator to operate.
- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.4.2.

Table 3.4.2 VO Operation during HALT Modes

	HALT Mode	IDLE2	IDLE1	STOP		
SYS	SCR2 <haltm1:0></haltm1:0>					
	CPU //)	Stop)			
	I/O ports	Maintain same state as when HALT instruc	See Table 3.4.5,			
				Table 3.4.6		
Disale	TMRA, TMRB					
Block	SIO					
	AD converter	Can be selected	Stop	oped		
	WDT					
\wedge	Interrupt controller	Operational				

(2) How to clear a HALT mode

The halt state can be cleared by a reset or by an interrupt request. The combination of the value in <IFF0:2> of the interrupt mask register and the current HALT mode determine in which ways the HALT mode may be cleared. The details associated with each type of halt state clearance are shown in Table 3.4.3.

• Clearance by interrupt request

Whether or not the HALT mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the interrupt mask register, the following sequence takes place: The HALT mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is not cleared. If a non-maskable interrupt is generated, the HALT mode is cleared and the interrupt processed, regardless of the value in the interrupt mask register.)

However, for INT0 to INT4 only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

Note: Usually, interrupts can release all halts status. However, the interrupts (NMI, INTO to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, half status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Clearance by reset

Any halt state can be cleared by a reset.

When STOP mode is cleared by a RESET signal, sufficient time (at least 3 ms) must be allowed after the reset for the operation of the oscillator to stabilize.

When a HALT mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are reinitialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings – the state which existed before the HALT instruction was executed is retained.)



TMP91C829

Status of Received Interrupt			Interrupt E (Interrupt level) ≥ (t mask)	Interrupt Disabled (Interrupt level) < (Interrupt mask)			
		HALT Mode	IDLE2 IDLE1 S		STOP	IDLE2	IDLE1	STOP	
e G		NMI	•	•	* 1	-	-	-	
Clearance		INTWDT	•	×	×	<u> </u>	_		
leal		INT0 to INT4 (Note)	•	•	* 1	Q	0	o*1	
	tdr	INT5	•	×	×	(*	×	×	
Stat	Interrupt	INTTA0 to INTTA5	•	×	×	(x) Y	×	×	
Halt State	<u>lı</u>	INTTB00, INTTB01, INTTB0F0	•	×	×	×	×	×	
o Ţ		INTRX0, INTTX0	•	×	×/\	((//x\)	×	×	
		INTRX1, INTTX1	•	×	×	(×)	×	×	
Source		INTAD	•	×	×	×	×	×	
Š		RESET	Reset initializes the LSI						


Table 3.4.3 Source of Halt State Clearance and Halt Clearance Operation

- After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
- x: Cannot be used to clear the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: The HALT mode is cleared when the warm-up time has elapsed.

Note: When the HALT mode is cleared by INTO to INT4 interrupt of the level mode in the interrupt enabled status, hold the level until starting interrupt processing. Changing level before holding level, interrupt processing is correctly started.

(Example: Clearing TDLE1 mode)

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.4.5 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC continue to operate. The system clock in the MCU stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.4.6 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.4.5, Table 3.4.6 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. See the sample warm-up times in Table 3.4.4.

Figure 3.4.7 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.4.7 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.4.4 Sample Warm-up Times after Clearance of STOP Mode

		at f _{OSCH} = 36 MHz
	SYSCR2 <wuptm1:0></wuptm1:0>	
01 (28)	10 (214)	11 (2 ¹⁶)
7.1 µs	0.455 ms	1.820 ms

Table 3.4.5 Input buffer State Table

		Input Buffer State								
			When th	e CPU is	In HAL	T mode	Ir	n HALT mo	de (STOP)
	Input		Ope	rating	(IDLE2	2/IDLE1)	<drv< td=""><td>E>=1</td><td><dr\< td=""><td>/E>=0</td></dr\<></td></drv<>	E>=1	<dr\< td=""><td>/E>=0</td></dr\<>	/E>=0
Port Name	Function	During	When	140			When	100	When	140
	Name	Reset	Used as	When Used	When Used	When Used	Used as	When	Used as	When
			Function	as Input Port	as Function Pin	as Input Port	Function	Used as Input Port	Function	Used as Input Port
			Pin	FUIT	FIII		Pin	iliput Fort	Pin	input Fort
_	D0-D7	OFF	*1	_	OFF	_	OFF) 14		_
P10-17	D8-D15			ON		OFF		OFF	OFF	
P53(*6)	BUSRQ	ON	ON		ON	ON	(ON	ON		OFF
P54(*6)		OFF	_	*2	_	OFF		OFF	_	
P55(*6)	WAIT								OFF	
P56(*6)	INT0		ON	ON	ON	ON	Jon €	ON	ON	ON
P70	TA0IN								*3	
	INT1					4	>	$\mathcal{A}($	ON	
P71	_		_	*2		OFF	_	OFF		
P72	INT2				((7/^ ~	^ (ON	
P73	TA4IN		ON	ON	ON \	ON	ÓN /	ON	*3	
	INT3							90/	ON	
P74	_		_	*2	(-	OFF	-	OFF	_	
P75	INT4		ON		4 (ON)		(ON)		ON	
P80(*6)	_		_		1/2/		\rightarrow - \sim	/	_	
P81(*6)	RXD0	ON		1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	((
P82(*6)	SCLK0		ON		ÒΝ		ØN		OFF	
	CTS0				\vee					
P83-P84(*6)	_		_		> -		_		_	OFF
P85(*6)	RXD1			((ON))		ON		ON		
P86(*6)	SCLK1		ON		ON		ON		OFF	
	CTS1		-(C	\wedge						
P87(*6)	_		-//		-	1			_	
P90	INT5					\sim				
P93	TB0IN0		(VON)		ON		ON		OFF	
P94	TB0IN1	//))		\wedge	(// \					
P95-P96	-		7		(\(\frac{-}{-}\)		_		_	
PA0-PA2(*7)	AN0-AN2	\'\	*4		*4		*4		*4	
PA3(*7)	AN3	055	<u> </u>	*5		055		055		
54 4 54 54 54 5	ADTRG	OFF `	ON		ON	OFF	ON	OFF	ON	
PA4-PA7(*7)	AN4-AN7	\ \ \	*4	**	*4		*4		*4	
PZ2-PZ3(*6)	_ `	\sim	^(*2						
BOOT (*6)			4							
NMI (ta)	\ \	011.6	(7)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	_	011	-	ON	_	ON
RESET (*6)	1/-	ON	(()	ON		ON				
AMO,AM1				/				055		055
X1 \	_	4/						OFF		OFF

ON: The buffer is always turned on. A current flows the *1: The buffer is turned on if read external. input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

-: No applicable

- *2: The buffer is turned on if access port.
- *3: The buffer is turned off if FC register is "0". The buffer is turned on if FC register is "1".
- *4: The buffer is always enable to input.
- *5: The buffer is turned on if read port.
- *6: Port having a pull-up resistor.(Programmable)
- *7: AIN input does not cause a current to flow through the buffer.

Table 3.4.6 Output buffer State Table

				0.4.0 Out		ut Buffer S				
			When the	e CPU is	In HAL	T mode		In HALT mode (STOP)		
Port	Output		Oper	ating	(IDLE2	/IDLE1)	<dr< td=""><td>VE>=1</td><td><drv< td=""><td>/E>=0</td></drv<></td></dr<>	VE>=1	<drv< td=""><td>/E>=0</td></drv<>	/E>=0
Name	Function	During	When	When	When	When	When		When	When
ranio	Name	Reset	Used as	Used as	Used as	Used as	Used as ,	When Used	Used as	Used as
			Function	Output	Function	Output	Function	as Output	Function	Output
			Pin	Port	Pin	Port	Pin	Port	Pin	Port
_	D0-D7	_	*1	1	OFF	-	OFF	((-))		1
P10-P17	D8-D15			ON	OFF	ON		ON		OFF
P20-P27	A16-A23			ON		ON	\mathcal{L}	OIN		OFF
_	A8-A15						// //<))	OFF	
_	A0-A7	ON	ON		ON		ON			
_	RD			_		_	$\gamma()$	_		_
_	WR									
P53			1		-	M		~((
P54	BUSAK	_	ON		ON		ON		OFF	
P55-P56	-		ı		ı	(7)	-		\ <u>\</u>	
P60	CS0				ON	$(\vee \langle \ \rangle)$	\Diamond		\bigcirc	
P61	CS1	ON	ON				ON	17	OFF	
P62	CS2	ON	ON		ON		ON		OFF	
P63	CS3				4		((
P70	_		_		/-/	~	_		_	
P71	TA1OUT		ON	(((ON/	\	055	
P72	TA3OUT		ON		010		(VIX)	OFF	
P73	-		ı	4(\ <u>\</u>)		-	
P74	TA5OUT		ON		ON		ÒΝ		OFF	
P75	_		- (_		//-		_	
P80	TXD0		ON	ON	ON	ON	√ON	ON	OFF	OFF
P81	_		<i>f</i> ~	○ ON	- <	ON	-		_	
P82	SCLK0))	\(\)					
P83	STS0		ON		ON		ON		OFF	
P84	TXD1	_				4				
P85	-				$\langle \overline{\gamma} \rangle_{\Lambda}$	~	_		_	
P86	SCLK1	(()=	ØN		(VAN)		ON		OFF	
P87	STS1		VIN		ON		UN		OFF	
P90	_		,		2		_			
P93-P94	- ~ <	\backslash	_		7		_		_	
P95	TB0OUT0				·		ON			
P96	TB0OUT1∕	$\langle \vee \rangle$	ON (· ·	ON		ON		OFF	
PZ2	HWR	\	\forall				ON			
PZ3	\bigcirc									
X2	1/-	ON/>		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				*3		*3

ON: The buffer is always turned on. When the bus is *1: The buffer is turned on if write external. released, however, output buffers for some pins are turned off.

OFF: The buffer is always turned off.

-: No applicable

- *2: Port having a pull-up resistor.(Programmable)
- *3: The buffer output High level.

3.5 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C829 has a total of 35 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources (Software interrupts, illegal instruction interrupt)
- Interrupts on external pins (NMI and INTO to INT5): 7 sources
- Internal I/O interrupts: 19 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the EI 7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1 or 2 or 4 bytes) automatically in micro DMA mode, therefore this mode is used for speed up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C829 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.



3.5.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.

The above processing time is 18 states (1.0 \(\mu \)s at 36 MHz) as the best case (16-bit data bus width and 0 waits).

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine (RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.5.1 shows the TMP91C829 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.5.1 TMP91C829 Interrupt Vectors and Micro DMA Start Vectors

Default Priority	Туре	Interrupt Source or Source of Micro DMA Request	Vector Value	Vector Reference Address	Micro DMA Start Vector
1		Reset or "SWI0" instruction	0000H	FFFF00H	_
2		"SWI1" instruction	0004H	FFFF04H	_
3		Illegal instruction or "SWI2" instruction	0008H	FFFF08H	_
4		"SWI3" instruction	000CH	FFFF0CH	_
5	Non-mask	"SWI4" instruction	0010H	EFFF10H	_
6	able	"SWI5" instruction	0014H	FFFF14H	_
7		"SWI6" instruction	оо18H ((/	FFFF18H	_
8		"SWI7" instruction	001CH	FFFF1CH	_
9		NMI : NMI pin input	0020H	FFFF20H	_
10		INTWD: Watchdog timer	0024H	FFFF24H	_
_		Micro DMA		-	_
11		INT0: INT0 pin input	○ 0028H	FFFF28H	OAH
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
14		INT3: INT3 pin input	0034H	FFFF34H) ODH
15		INT4: INT4 pin input	0038H	FFFF38H	0EH
16		INT5: INT5 pin input	003CH	FFFF3CH	0FH
17		(Reserved)	0040H	FFFF40H	10H
18		(Reserved)	0044H	FFFF44H	11H
19		(Reserved)	0048H	FFFF48F	12H
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTTA4: 8-bit timer 4	005CH	FFFF5CH	17H
25		INTTA5: 8-bit time 5	0060H	FFFF60H	18H
26		(Reserved)	0064H	FFFF64H	19H
27		(Reserved)	0068H	FFFF68H	1911 1AH
28		INTTB00: 16-bit-timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
	Maskable	INTTB01: 16-bit timer 0 (TB0RG1)	000CH 0070H		1CH
29	iviaskabie			FFFF70H	
30		(Reserved)	0074H	FFFF74H	1DH
31	^ ^	(Reserved)	0078H	FFFF78H	1EH
32	\	INTTBOF0: 16-bit timer 0 (Overflow)	007CH	FFFF7CH	1FH
33	✓	(Reserved)	0080H	FFFF80H	20H
34		INTRX0: Serial receive (Channel 0)	0084H	FFFF84H	21H
35		NTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36		INTRX1: Serial receive (Channel 1)	008CH	FFFF8CH	23H
37		INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39	\rightarrow	(Reserved)	0098H	FFFF98H	26H
40		INTAD: AD conversion end	009CH	FFFF9CH	27H
41		INTTC0: Micro DMA end (Channel 0)	00A0H	FFFFA0H	28H
42		INTTC1: Micro DMA end (Channel 1)	00A4H	FFFFA4H	29H
43		INTTC2: Micro DMA end (Channel 2)	00A8H	FFFFA8H	2AH
44		INTTC3: Micro DMA end (Channel 3)	00ACH	FFFFACH	2BH
-			00B0H	FFFFB0H	-
to		(Reserved)	to	to	to
-			00FCH	FFFFFCH	_

3.5.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C829 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7"

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1 or 2 or 4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general-purpose interrupt level 1 to 6), first set the interrupts level to 0 (Interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels (Note). In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.5.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA INTyyy: level 6 with micro DMA

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/transfer destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O. For details of the transfer modes, see (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 23 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 24 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16 bit bus, 0 waits, transfer source/transfer destination addresses both even numbered values.)




Figure 3.5.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (Gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle.

State 6: Dummy cycle (The address bus remains unchanged from state 5.)

States 7 to 8: Micro DMA write cycle.

Note 1: If the source address area is an 8-bit bus, it is increased by 2 states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by 2 states.

Note 2: If the destination address area is an 8-bit bus, it is increased by 2 states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by 2 states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C829 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro DMA once (If write 0 to each bitm micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to 0.

Only one-channel can be set for micro DMA at once. (Do not write 1 to plural bits.)


When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1. If read 1, micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is 0 after start up of the micro DMA transfer counter doesn't change. Don't use Read-modify –write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5	((4/^	3 ^	2		0
DMAR	DMA request register	89H (Prohibit RMW)			<i>}</i>	\mathcal{N}	DMAR3	DMAR2	DMAR1	DMAR0
					$\not\uparrow$	1	RW			
					4		0 ((0	0	0
					1	1		DMA re	equest	

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr,r" instruction.



(4) Detailed description of the transfer mode register

DMAM0 to 0 0 0 Mode DMAM3

Note: When setting a value in this register, write 0 to the upper 3 bits.

			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 36 MHz		
000 (Fixed)	000	00	Byte transfer	Transfer destination address INC modeI/O to memory (DMADn+) ← (DMASn)	8 states	444 ns		
		01	Word transfer	DMACn ← DMACn – 1				
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	12 states	667 ns		
	001	00	Byte transfer	Transfer destination address DEC modeI/O to memory	8 states	444 ns		
		01	Word transfer	(DMADn-) ← (DMASn) DMACn ← DMACn - 1	12 states	667 ns		
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	()	367.116		
	010	00	Byte transfer	Transfer source address INC mode	8 states	444ns		
		01	Word transfer	(DMADn) ← (DMASn+) DMACn ← DMACn −1	12 states	667 ns		
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.		55. IIS		
	011	00	Byte transfer	Transfer source address DEC mode	8 states	444ns		
		01	Word transfer	(DMADn) ← (DMASn-) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns		
	100	10	4-byte transfer	Fixed address mode	/			
	100	00	Byte transfer	(DMADn) (DMASn-)	8 states	444 ns		
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns		
	101 00 Counter modeFor coul DMASn CDMASn		Counter mode	niting number of times interrupt is generated.	5 states	278 ns		
		_		INTTCn is generated.				

Note 1: "n" is the corresponding micro DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn-/DMASn->Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (both translation and destination address area)/0 waits/

 $fc = 36 \text{ MHz/selected high-frequency mode (fc} \times 1)$

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 26 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write micro DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request (when micro DMA is set)
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) are fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR <IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.

TOSHIBA




Figure 3.5.3 Block Diagram of Interrupt Controller

	(1)	Interrupt	priority :	setting re	egisters					
Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTE0			INT	AD			IN	Γ0	
INITEGAR	&	0011	IADC	IADM2	IADM1	IADM0	IOC	I0M2	IOM1	IOMO
INTE0AD	INTAD	90H	R		R/W		R		R/W	•
	enable		0	0	0	0	0	0	0	0
	INT1			IN ⁻	T2			ZMZ	[1	
INITE 40	&		I2C	I2M2	I2M1	I2M0	I1C	I1M2	11M1	I1M0
INTE12	INT2	91H	R		R/W		R		R/W	•
	enable		0	0	0	0	0	(9)	0	0
	INT3			IN ⁻	T4			(V/ in)	Г3	
INITEOA	&	0011	I4C	I4M2	I4M1	I4M0	I3C	13M2	I3M1	I3M0
INTE34	INT4	92H	R		R/W		R((R/W	
	enable		0	0	0	0	Q) o	0	0
								INI	Г5	
INITE	INT5	0211					15C	I5M2	15M1	15M0
INTE5	enable	93H				4	R	,	R/W	>
						7	())o	⊘ (\bigcirc	0
	INTTA0			INTTA1 ((TMRA1)			INTTAO (TMRAO)	//
INITETAGA	&	0511	ITA1C	ITA1M2	ITA1M1	TA1MO	ITA0C	ITA0M2	TAOM1	ITA0M0
INTETA01	INTTA1	95H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0/	0	0
	INTTA2			INTTA3 ((TMRA3)			//N\TA2 (TMRA2)	
INITETAGO	&	0011	ITA3C	ITA3M2	ITA3M1	TA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	96H	R	<	R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INTTA4			INTTA5	(TMRA5)			/ INTTA4 (TMRA4)	
11.1757.45	&	0711	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	INTTA5	97H	R (\bigcap	R/W		R		R/W	
	enable		0	0	0	(B)	0	0	0	0
			(O/	\wedge	4					
			\ \\\)) <u> </u>		7		<u> </u>	1	
					$\overline{\langle}$	\longrightarrow				
			7	1	1					
			\supset			44 1	N 40		-11 041	· - \
	^	\wedge	~	lxxM			MO		ction (Wr	ite)
		× ×		0	0			ables interrup		
				0	0			s interrupt pri	•	
				$\langle \rangle 0$	1	() Set	s interrupt pri	ority level to	2

Interrupt request flag

	/ *			
	lxxM2	lxxM1	lxxM0	Function (Write)
	0	> 0	0	Disables interrupt requests
/	> 0	0	1	Sets interrupt priority level to 1
1	0	1	0	Sets interrupt priority level to 2
/	9	1	1	Sets interrupt priority level to 3
\	\1	0	0	Sets interrupt priority level to 4
) 1	0	1	Sets interrupt priority level to 5
_	1	1	0	Sets interrupt priority level to 6
	1	1	1	Disables interrupt requests

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Interment			INTTB01	(TMRB0)			INTTB00	(TMRB0)	
INTETB0	Interrupt enable	99H	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
IIVILIDO	TMRB0	3311	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	Interrupt			(Rese	erved)	_		INTTBOF	(overflow)	1
INTETB0V	enable	9BH					ITF0C	ITF0M2	ITF0M1	ITF0M0
INTERDOV	TMRB0V	JDIT					R		R/W	
	(overflow)						0	0	<u></u> 0	0
	Interrupt			INT	TX0	1		- \	RX0	
INTES0	enable	9CH	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2/	IRX0M1	IRX0M0
	serial 0	0011	R		R/W	T	R(R/W	
			0	0	0	0	0 \		0	0
	Interrupt			INT	1	i			RX1	
INTES1	enable	9DH	ITX1C	ITX1M2	ITX1M1	ITX1M0 <	1RX1C	RX1M2	IRX1M1	IRX1M0
	serial 1		R		R/W		R		R/W	<u> </u>
			0	0	0	0 (//	/ \\0	0	0	0
	INTTC0			INT	l				JE0 (//)
INTETC01	&	A0H	ITC1C	ITC1M2	ITC1M1	(ITC1MO	ITC0C	ITC0M2	ITC0M1	ITC0M0
	INTTC1		R		R/W	\\	R	(C_{C})	R/W	1
	enable		0	0	0	0>	0	O /) 0	0
	INTTC2				TC3		(///	TC2	
INTETC23	&	A1H	ITC3C	ITC3M2	ITC3M1	тсзмо	ITC2C	ITC2M2	ITC2M1	ITC2M0
	INTTC3		R		(R/W)	//	R		R/W	1
	enable		0	0	0	0<<	0	0	0	0
			<u> </u>	L ((1			<u>/</u>		
					2					
				\bigcap			 ,			
							\			
				⟨\ lxxM	2 Ixxi	//1	MO	Fun	ction (Wr	ite)
			/ // C		(9	~ ~		bles interrup		,
				6	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1		interrupt pri) 1
				0	1			interrupt pri		
				4	1			interrupt pri		
	^	^ .	√ ¥	1	0			interrupt pri		
		// Interrup	ot request fla	ag 1	0			interrupt pri		
	\(\)			/ 1	1			interrupt pri		
				1	1	1		bles interrup		
))								
_			> ((
	\rightarrow		$\langle \mathcal{N} \rangle \langle \mathcal{N} \rangle$							
			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\							
`										

(2) External interrupt control

	(2)	Extern	al interruj	ot control							
Symbol	Name	Address	7	6	5	4	3	2	1	0	
			=	I2EDGE	I2LE	I1DGE	I1LE	I0EDGE	IOLE	NMIREE	
					W						
	Intorrunt	8CH	0	0	0	0	0	0	0	0	
IIMC0	Interrupt input mode		Write "0".	INT2EDGE	INT2EDGE	INT1EDGE	INT1EDGE	INT0EDGE	INT0	1: Operates	
IIIVICO	control 0	RMW)		0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	even on	
	Control o	TXIVIVV)		1: Falling	1: Level	1: Falling	1: Level	1: Falling	1: Level	rising +	
									7	falling edge	
										of NMI	
								// \			
	level enable				\neg						
0		etect INT									
1	H Level))~			
	level enable				\neg	(
0		etect INT				<		_ <	4()	\Rightarrow	
1 INITO	H Level							1			
	level enable				\neg			\wedge			
1	H Level	etect INT							U/)		
<u> </u>	ising edge								70/		
0	T .		tion at falling	anha			(7		
1			tion at railing/				_				
	I II I I I I I I I I I I I I I I I I I	acot gonora	tion at noing/	idiii ig cage				7			
						> _	\sim				
Symbol	Name	Address	s 7	6	5>	4/	3	2	1	0	
				15E/DGE	15LE	14EDGE	141.	I3EDGE	I3LE		
	Interrupt						w //		· ·		
UN 40 4	input	8DH		0	0	_ 0	0	0	0		
IIMC1	mode	(Prohibit		INT5EDGE		INT4EDGE	INT4	INT3EDGE			
	control1	RMW)		0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge		
				1: Falling	1: Level \angle	1: Falling	1: Level	1: Falling	1: Level		
INT5	level enable	• //			_←('(7/	$\langle \wedge \rangle$					
0	Edge de	etect INT		7	// //<	<i>))</i>					
1 H Level INT											
INT4	INT4 level enable										
0 Edge detect/INT											
1 H Level INT											
INT3 level enable											
0		etect INT		(1)							
1 4	1 H Leve NNT										
			(> (())							

When switching IIMC0 and IIMC1 registers, first every FC registers in port which built-in INT function set to 0.

Setting functions on external interrupt pins

Interrupt Pin	Mode		Setting Method
NINAL	_	alling edge	<nmiree> = 0</nmiree>
NMI	Both falling and risi	ing edges	<nmiree> = 1</nmiree>
		Rising edge	<i0le> = 0, <i0edge> = 0</i0edge></i0le>
INTO	F 	alling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
INTO	→ ⊢	ligh level	<i0le> = 1, <i0edge> = 0</i0edge></i0le>
		ow level	<i0le> = 1 <i0edge> = 1</i0edge></i0le>
		Rising edge	<l11le> = 0, <11EDGE> = 0</l11le>
INT1	F	alling edge	<i1ley 0,="" <medge="" ==""> = 1</i1ley>
IINTT	→ T	ligh level	<mle> = 1, <1/EDGE> = 0</mle>
		ow level	<i1le> = 1, <i1edge> = 1</i1edge></i1le>
		Rising edge	12LE>= 0, <l2edge> = 0</l2edge>
INT2		alling edge	< 2LE> = 0, < 2EDGE> = 1
IINTZ	H	ligh level	<12LE> = 1, <12EDGE> = 0
		ow level	I2LE> = 1, <i2edge> = 1</i2edge>
		Rising edge	<l3le> = 0, <l3edge> = 0</l3edge></l3le>
INT3	7	alling edge	< 3LE> = 0, < 3EDGE> = 1)
INTO	H	ligh level	<l3le> = 1, <l3edge> = 0</l3edge></l3le>
	$\supset_{\bullet} \subset$	ew level	<i3le> = 1, <i3edge> = 1</i3edge></i3le>
		Rising edge	<i4le> = 0, <i4edge> = 0</i4edge></i4le>
INT4	7	alling edge	<4LE>=0, <14EDGE> = 1
11114	→ H	ligh level	< 4LE>=/1, < 4EDGE> = 0
		.ow/level	<l4le> = 1, <l4edge> = 1</l4edge></l4le>
	R	Rising edge	<i5le> = 0, <i5edge> = 0</i5edge></i5le>
INITE	~ _ (()) F	alling edge	 5 LE> = 0, < 5 EDGE> = 1
INT5	H	ligh level	<l5le> = 1, <l5edge> = 0</l5edge></l5le>
	$\rightarrow \bullet \leftarrow ($	ow level	<l5le> = 1, <l5edge> = 1</l5edge></l5le>

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

 $INTCLR \leftarrow 0AH$ Clears interrupt request flag INTO.

Symbol	Name (Address	7	6	5	4	3	2	1	0
				\mathcal{H}	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
	Interrupt	88H	J.	H			V	I		
INTCLR	ciear control	_(Prohibit RMW)		/	0	0	0	0	0	0
1	CONTIO	TXIVIVV)	, /				Interrup	t vector		

2006-03-15

(4) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

									/	
Symbol	Name	Address	7	6	5	4	3	(2)	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0 start	80H				> _	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	w)		
DIVIAOV	vector	0011			(6)	0//	Q	0	0	0
	VCOLOI						DMA0 st	art vector		
	DMAA			4	DMA1V5	DMA1V4	DMA1/3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1 start	81H))		R/	W		
DIVIATV	vector	ОІП		1	0	⟨ø,	0	0	0	0
	VCCtOI			#			DMA1 st	art vector		
	DMAG				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	82H /	#	/ E	(71/	R/	W		
DIVIAZV	start vector	02П		\int_{A}^{A}	0	$\nearrow \bigcirc 0$	0	0	0	0
	VCCtOI		7))	DMA2 st	art vector		
	DIAAA		1		DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMAON	DMA3	83H		1			R/	W		
DMA3V	start vector	03H ∧			0	0	0	0	0	0
	VECTOI	>`<					DMA3 st	art vector		

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA	0011					DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H (Prohibit					R/W	R/W	R/W	R/W
DIVIAR	request	RMW)					0	0	0	0
	register	KIVIVV)						1: DMA softv	ware request	
	DMA						DMAB3	DMAB2	DMAB1	DMAB0
DMAB	DMA	8AH						R/	W	
DIVIAD	burst register	оАП					0	0	0	0
	register							1:DMA bu	rst request	

(6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0008H and jump to interrupt vector address FFFF08H.

To avoid the avobe problem, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1 instructions (ex. "NOP" * 1 time). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 to INT5 level mode In level mode INTO is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INTO does not function. The peripheral interrupt request passes through the \$ input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically, (For example: In case of INTO) If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. LD (IIMC0), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. ; Wait EI instruction ΕI π he interrupt request flip-flop can only be cleared by a reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by writing INTCLR register.

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INT0 to INT5: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. (H \rightarrow L)

INTRX: Instructions which read the receive buffer.

91C829-41 2006-03-15

3.6 Port Functions

The TMP91C829 features 53 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 lists the I/O registers and their specifications.

Table 3.6.1 Port Functions (R: ↑ = with programmable pull-up resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Rin Name for Internal Eunction
Port 1	P10 to P17	8	I/O	-	Bit	D8 to D15
Port 2	P20 to P27	8	Output	1	Bit	A16 to A23
Port 5	P53	1	I/O	↑	Bit (BUSRQ
	P54	1	I/O	↑	Bit	BUSAK
	P55	1	I/O	↑	Bit	WAIT
	P56	1	I/O	1	∠ Bit	INTO
Port 6	P60	1	Output	_	Bit	CSO
	P61	1	Output	_	Bit	CS1
	P62	1	Output	-	\ \ ∠ Bit)	<u>C\$2</u>
	P63	1	Output	-	Bit	CS3
Port 7	P70	1	I/O	7	Bit	TAOIN/INT1
	P71	1	I/O	(-)	Bit	TA10UT
	P72	1	1/0	1	Bit	TA3QUT/INT2
	P73	1	1/0	-	Bit (TA4IN/INT3
	P74	1	1/0-1	\rightarrow	Bit \	TA5OUT
	P75	1	,t/Q	>-	Bit	INT4
Port 8	P80	1	1/0	_ ^ ↑ _	// Bit	TXD0
	P81	1	(HQ)	1	Bit)	RXD0
	P82	1	((1/0)	1	Bit	SCLK0/CTS0
	P83	1	7 1/0	↑	Bit	STS0
	P84	1 ((\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	↑ ~	Bit	TXD1
	P85	1	<i>))</i> 1/0	<u>↑</u> <-	Bit	RXD1
	P86	(47/	I/O	4	Bit	SCLK1/CTS1
	P87	(1/)	I/O		Bit	STS1
Port 9	P90		//O ((/ <i>/</i>	Bit	INT5
	P93		10	(-)	Bit	TB0IN0
	P94	1	1/0	_	Bit	TB0IN1
	P95	\searrow 1	1/0	<u> </u>	Bit	TB0OUT0
	P96	1	110	=	Bit	TB0OUT1
Port A	PA3	1	Input	_	(Fixed)	ADTRG
	PAO to PA7	7 /	Input	_	(Fixed)	AN0 to AN7
Port Z	PZ2	1	1/0	↑	Bit	HWR
	(PZ3)	1	1/0	1	Bit	

Table 3.6.2 I/O Registers and Their Specifications (1/2)

Port	Name	Specification	1/9	O Registe	rs
FUIL	IName	Specification	Pn	PnCR	PnFC
Port 1	P10 to P17	Input port	Х	0	0
		Output port	Х	1	0
		D8 to D15 bus	$\langle x \rangle$	1	1
Port 2	P20 to P27	Output port	X	1	0
		A16 to A23 output	(x	√ 1	1
Port Z	PZ2	Input port (without PU)		0	0
		Input port (with PU)	$\bigcirc/1$	0	0
		Output port	(x)	1	0
		HWR output	X	1	1
	PZ3	Input port (without PU)) P 0	0	
		Input port (with PU)	1	٥	None
		Output port	Х	.(1)	
Port 5	P53	Input port (without PU)	0 /	50	· 0
		Input port (with PU)	1	6	0
		Output port	$\rangle x$		0
		BUSRQ input (without PU)	0	(0)	1
		BUSRQ input (with PU)	$\bigcirc 1$	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1
	P54	Input port (without PU)	(0)	0	0
		Input port (with PU)	1	0	0
		Output port	$/$ \times \times	1	0
		BUSAK output))x	1	1
	P55	Input port/WAIT input (without PU)	0	0	
		Input port/WAIT input (with PU)	1	0	None
		Output port	Х	1	
	P56	Input port/INTO input (without PU)	0	0	1
		Input port/INT0 input (with PU)	1	0	1
		Output port	Х	1	0
Port 6	P60 to P63	Output-port	Х		0
	P60 ((CS0 output	Х		1
	P61	CS1 output	Х	None	1
	P62	CS2 output	Х		1
	P63	CS3 output	Х		1
Port 7	P70 to P75	Input port	Х	0	0
	→	Output port	Х	1	0
	P70	TAOIN input	Х	0	None
<		INT1 input	Х	0	1
	P71	TA1OUT output	Х	1	1
	P72	TA3QUT output	Х	1	1
		/NT2 input	Х	0	1
	P73 (TA4IN input	Х	0	None
		INT3 input	Х	0	1
	P74	TA5OUT output	Х	1	1
<u> </u>	P75	INT4 input	Х	0	1

X: Don't care

Table 3.6.3 I/O Registers and Their Specifications (2/2)

Dort	Name	Charitiantian	1/	O Registe	rs
Port	ivame	Specification	Pn	PnCR	PnFC
Port 8	P80	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	<x< td=""><td>1</td><td>0</td></x<>	1	0
		TXD0 output	X	1	1
	P81	Input port/RXD0 input (without PU)	(6	\ \> 0	
		Input port/RXD0 input (with PU)		0	None
		Output port	$\bigcirc \times $	1	
	P82	Input port/SCLK0/CTS0 input (without PU)	V/ g))	0	0
		Input port/SCLK0/CTS0 input (with PU))	0	0
		Output port	X	1	0
		SCLK0 output	Х	1	1
	P83	Input port (without PU)	0	0	0
		Input port (with PU)	1 ,	(10)	> 0
		Output port	X	()	0
		STS0 output)) 1	1
	P84	Input port (without PU)	(0)	(0)	0
		Input port (with PU)	$\bigcirc 1$		0
		Output port	(X)	1	0
		TXD1 output	(x)	1	1
	P85	Input port/RXD1 input (without PU)	$\nearrow \nearrow 0$	0	
	1 00	Input port/RXD1 input (with PU)))1	0	None
		Output port	$\frac{1}{x}$	1	140110
	P86	Input port/SCLK1/CTS1 input (without PU)	0	0	0
	1 00	Input port/SCLK1/CTS1 input (with PU)	1	0	0
		Output port	X	1	0
		SCLK1 output	X	1	1
	P87	Input port (without PU)	0	0	0
	F0/		1		0
		Input port (with PU) Output port	X	1	0
		STS) output	X	1	1
Port 9	P90	Input port	X	0	0
1 011 3	1 30	Output port	X	1	0
	~~	INT5 input		0	1
	P93 to P96	Input port	X	0	1
\wedge) 33 10 F 80	Output port	X	1	
	P93	TB0IN0 input	X	0	None
	P94	TBØIN1 input	X	0	
	P95	TB00UT0 output	X	1	1
	P96	TB00UT1 output	X	1	1
Port A	PA3	Input port	X	<u>'</u>	'
NOTA TO	170	ADTRG input	X	1	
	PA0 to PA7	Input port	X	No	ne
	I'AU IU FA/	- 	X	1	
Y: Don't care		AN0 to AN7	٨	<u> </u>	

X: Don't care

Note 1: When PA1 to PA4 are used as AD converter input channels, a 3-bit field in the AD mode control register ADMOD1<ADCH2:0> is used to select the channel.

Note 2: When PA0 is used as the ADTRG input, ADMOD1<ADTRGE> is used to enable external trigger input.

After a reset the port pins listed below function as general-purpose I/O port pins.

A reset sets I/O pins which can be programmed for either input or output to be input port pins.

Setting the port pins for internal function use must be done in software.

Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g., when $\overline{BUSAK}=0$), the output buffers for D0 to D15, A0 to A23, and the control signals (\overline{RD} , \overline{WR} , \overline{HWR} and \overline{CSO} to $\overline{CS3}$) are off and are set to high-impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected on/off by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned on/off in software.

Table 3.6.4 shows the pin states after the bus has been released.

Table 3.6.4 Pin States (after bus release)

	Table 3.0.4 Fill States (at	tor bas release)							
Pin Names	Pin State (after bus release)								
Fill Names	Used as Port	Used for Function							
P10 to P17	Unchanged	High-impedance (High-Z)							
(D8 to D15)	(e.g., not set to high-impedance (High-Z))	(O/\triangle)							
P20 to P27	Unchanged	First all bits are set high, then they are set to							
(A16 to 23)	(e.g., not set to high-impedance (High-Z))	high-impedance (High-Z).							
RD WR		↑							
PZ2 (HWR)		The output buffer is set to off.							
	$\bigcirc \uparrow \bigcirc$	The programmable pull-up resistor is set to on							
		irrespective of the output latch.							
P60 (CS0)									
P61 (CS1)	$(7/\wedge \star$	1							
P62 (CS2)									
P63 (CS3)									
		/							

Figure 3.6.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.




Figure 3.6.1 Interface Circuit Example (Using bus release function)

The above circuit is necessary to set the signal level when the bus is released.

A reset sets (\overline{RD}) and (\overline{WR}) , P60 (\overline{CSO}) , P61 (\overline{CSI}) , P62 $(\overline{CS2})$, P63 $(\overline{CS3})$ to output, and PZ2 (\overline{HWR}) and P54 (\overline{BUSAK}) to input with pull-up resistor.



3.6.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as an address data bus (D8 to D15).

In case of AM1 = 0, and AM = 1 (outside 16-bit data bus), port 1 always functions as the data bus (D8 to D15) irrespective of the setting in P1CR control register.





Figure 3.6.3 Register for Port 1

91C829-47 2006-03-15

3.6.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets port 2 to address bus.




Note: Read-modify-write is prohibited for P2FC.

Figure 3.6.5 Register for Port 2

3.6.3 Port 5 (P53 to P56)

Port 5 is an 4-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P52 to P56 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port, port 5 also functions as I/O for the CPU's control/status signal.



TOSHIBA





Figure 3.6.8 Port 55

TOSHIBA



D	_	D	.: - 4
Port	ວ	Rec	lister

P5 (000DH)

	7	6	5	4	3	2	1	0
Bit symbol		P56	P55	P54	P53			
Read/Write			R/	W				
After reset				external port				
		(0	utput latch reç	gister is set to	1.)	/		
Function		0(Output	latch register)): Pull-up resis	stor OFF			
		1(Output	latch register): Pull-up resis	stor ON			

Port 5 Control Register

P5CR (0010H)

	7	6	5	4	3	2	1	0
Bit symbol		P56C	P55C	P54C	P53¢	/		
Read/Write			٧	٧		<i>//</i>		
After reset		0	0	0	0	/		
Function			0: Input	1: Output	4	>	11/	
							V / /	

I/O setting

0 Input

1 Output

Port 5 Function Register

P5FC (0011H)

		7	6	5	4	_3 \	(1	0
	Bit symbol		P56F	A.	> P54F /	P53F			
H)	Read/Write		W		7				
	After reset		0		0	0			
	Function		0: Port		0: Port	0: Port			
			1: INTØ	\wedge	1: BUSAK	1: BUSRQ			
			input))					

Note 1: Read-modify-write is prohibited for register P5CR, P5FC.

Note 2: When port 5-is used in the input mode, P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.


Note 3: When P55 pin is used as a WAIT pin, set P5CR<P55C> to 0 and chip select/WAIT control register <BnW2:0> to 010.


Figure 3.6.10 Register for Port 5

3.6.4 Port 6 (P60 to P63)

Port 6 is a 4-bit output port. When reset, the P62 latch is cleared to 0 while the P60 to P63 output latches are set to 1.

In addition to functioning as an output port, this port can output standard chip select signals ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$). These settings are made by using the P6FC register. When reset, the P6FC register has all of its bits cleared to 0, so that the port is set for output mode.






3.6.5 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port 7 to be an input port. In addition to functioning as a general-purpose I/O port, the individual port can also have the following functions: Port 70 and 73 can function as the inputs TA0IN and TA4IN to the 8-bit timer, and port 71, 72 and 74 can function as the 8-bit timer outputs TA1OUT, TA3OUT and TA5OUT. For each of the output pins, timer output can be enabled by writing a 1 to the corresponding bit in the port 7 function register (P7FC).

Resetting resets all bits of the registers P7CR and P7FC to 0, and sets all bits to be input port pins.



91C829-55 2006-03-15





Figure 3.6.16 Port 72



3.6.6 Port 8 (P80 to P87)

Port 80 to 87 constitute a 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets P80 to P87 to be an input port. It also sets all bits of the output latch register to 1.

In addition to functioning as general-purpose I/O port, P80 to P87 can also function as the I/O for serial channels 0. These function can be enabled for I/O by writing a 1 to the corresponding bit of the port 8 function register (P8FC).

Resetting resets all bits of the registers P8CR and P8FC to 0 and sets all bits to be input port (with pull-up resistors).

(1) Port 80 (TXD0), 84 (TXD1)


As well as functioning as I/O port, port 80, 84 can also function as serial channel TXD output pins.

These port feature a programmable open-drain function. Reset Derection control (on bit basis) P8CR write P-ch (Programmable pul up) Function control Internal data bus (on bit basis) P8FC write Output latch Selector P80 (TXD0) P8 write. P84 (TXD1) Open-drain possible ODE<ODE80, 84> TXD0 or TXD1 B) output buffer Selector P8 read Figure 3.6.18 Port 80, 84

91C829-58 2006-03-15

(2) Port 81 (RXD0), 85 (RXD1)

Port 81, 85 are I/O port and can also be used as RXD input pin for the serial channels.



(3) Port 82 (CTSO/SCLKO), 86 (CTSI/SCLK1)

Port 82, 86 are I/O port and can also be used as the CTS input pins or SCLK I/O pins for the serial channels.





Figure 3.6.20 Port 82, 86

(4) Port 83 (STSO), 87 (STS1)

Port 83, 87 are I/O port and can also be used as $\overline{\text{STS}}$ output for the received data request signal.



91C829-60 2006-03-15

Port 8 Register

		7	6	5	4	3	2	1	0			
P8	Bit symbol	P87	P86	P85	P84	P83	P82	P81	P80			
(0018H)	Read/Write		R/W									
	After reset		Data from external port (Output latch register is set to 1.)									
	Function		0(Output latch register) : Pull-up resistor OFF									
				1(Output late	ch register): Po	ull-up resistor	ON \					

Port 8 Control Register

P8CR (001AH)

	7	6	5	4	3 ((/2 \)	1	0
Bit symbol	P87C	P86C	P85C	P84C	P83C P82C	P81C	P80C
Read/Write				V			
After reset	0	0	0	0	0 0	0	0
Function				0: Input	1: Output		
					MI		\

Port 8 I/O setting Input Output

Port 8 Function Register

P8FC (001BH)

						\sim		
	7	6	5(4	3 ((// ②	1	0
Bit symbol	P87F	P86F	#	P84F	P83F	P82F		P80F
Read/Write	W	W		~ w /.	/ w \	W		W
After reset	0	0		0	0	0		0
Function	0: Port	0: Port		0: Port	0: Port	0: Port		0: Port
	1: STS1	1: SCLK1		1: TXD1	1: STS0	1: SCLK0		1: TXD0
	output	output	\wedge	output	output	output		input
))		1			

Note 1: Read-modify-write is prohibited for the registers. P8CR and P8FC.

Note 2: Writing 1 to bit0 of the ODE register sets the TXD0, 1 pin to be open drain.

No register is provided for switching between the /O port and RXD input functions of the P81/RXD0, R85/RXD1 pin. Hence, when port 8 is used as an input port, the serial data input signals received on those pins are also input to the SIO.

To set P80, 84 for TXD0, TXD1 output

P8FC<P80F><P84F> P8CR<P80C><P84C>

To set P82, P86 for SCLK0, SCLK1 output

P8FC<P82F><P86F> P8CR<P82C><P86C>


To set P83, P87 for $\overline{\text{STS0}}$, $\overline{\text{STS1}}$ output


P8FC<P83F><P87F> P8CR<P83C><P87C>


Figure 3.6.22 Register for Port 8

3.6.7 Port 9 (P90, P93 to P96)

Port 9 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output, Resetting sets port 9 to be an input port, it also sets all bits in the output latch register P9 to 1. In addition to functioning as a general-purpose I/O port, the various pins of port 9 can also function as the clock input for the 16-bit timer flipflop putput, on as input INT5. These functions on be enabled by writing a 1 to the corresponding bits in the port 9 function registers (P9FC).








3.6.8 Port A (PA0 to PA7)

ADMOD1.

Port A is an 8-bit input port and can also be used as the analog input pins for the internal AD converter.



amer selection of AD converter and the permission of AD INO input are set by AD converter mode register

Figure 3.6.27 Register for Port A

3.6.9 Port Z (PZ2, PZ3)

Port Z is a 4-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to 1, the control register PZCR and the function register PZFC to 0 and sets PZ2 and PZ3 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port. Port Z also functions as I/O for the CPU's control/status signal.




Figure 3.6.29 Port Z3

Port Z Register 5 2 6 4 3 0 PΖ Bit symbol PZ3 PZ2 (007DH) Read/Write R/W After reset Data from external port (Output latch register is set to 1.) Port Z Control Register 6 4 3 2 0 **PZCR** PZ3 Bit symbol RZ2 (007EH) Read/Write After reset 0 0 Function 0: Input 1: Output Setting port Z as I/O Input Output) Port Z Control Register 2 6 0 PZFC Bit symbol PZ2F (007FH) Read/Write W After reset 0 Function 0: Port 1: HWR

Note: Read-modify write is prohibited for the registers PZCR and PZFC.

Figure 3.6.30 Register for Port Z

3.7 Chip Select/Wait Controller

On the TMP91C829, four user specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 plus any other).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (which can also function as P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 6 function register P6FC must be set. External connection of ROM and SRAM is supported.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin which controls these states is the bus wait request pin (WAIT).

3.7.1 Specifying an Address Area

The address areas CS0 to CS3 are specified using the memory start address registers (MSAR0 to MSAR3) and the memory address mask registers (MAMR0 to MAMR3).

During each bus cycle, a compare operation is performed to determine whether or not the address specified on the bus corresponds to a location in one of the areas CS0 to CS3. If the result of the comparison is a match, it indicates that the corresponding CS area is to be accessed. If so, the corresponding CS0 to CS3 pin outputs the chip select signal and the bus cycle proceeds according to the settings in the corresponding B0CS to B3CS chip select/wait control register. (See 3.7.2 "Chip Select/Wait/Control Registers".)



(1) Memory start address registers

Figure 3.7.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 determine the start addresses for the memory areas CS0 to CS3 respectively. The eight most significant bits (A23 to A16) of the start address should be set in <S23:16>. The 16 least significant bits of the start address (A15 to A0) are fixed to 0. Thus the start address can only be set to lie on a 64-Kbyte boundary, starting from 000000H. Figure 3.7.2 shows the relationship between the value set in the start address register and the start address.

Memory Start Address Registers (for areas CS0 to C\$3)\

MSAR0 (00C8H)/ MSAR1 (00CAH) MSAR2 (00CCH)/ MSAR3 (00CEH)

	7	6	5	4	3	<u></u>	1	0			
Bit symbol	S23	S22	S21	S20	S ₁ 19	∑ S18	S17	S16			
Read/Write		R/W									
After reset	1	1	1	1 /	\bigcirc	1		1			
Function		Determines A23 to A16 of start address.									
					/ /	^	// /				

Sets start addresses for areas CS0 to CS3.

Figure 3.7.1 Memory Start Address Register

Value in start address register (M\$AR0 to MSAR3) Start address Address ...H000000 H00 000000H 64 Kbytes 010000H 020000H 030000H 040000H 050000H 05H 060000H 06H FF0000H FFH **FFFFFFH**

Figure 3.7.2 Relationship between Start Address and Start Address Register Value

(2) Memory address mask registers

Figure 3.7.3 shows the memory address mask registers. The size of each of the areas CS0 to CS3 can be set by specifying a mask in the corresponding memory address mask register (MAMR0 to MAMR3). Each bit in a memory address mask register (MAMR0 to MAMR3) which is set to 1 masks the corresponding bit of the start address which has been set in the corresponding memory start address register (MSAR0 to MSAR3). The compare operation used to determine whether or not a bus address is in one of the areas CS0 to CS3 only compares address bits for which a 0 has been set in the corresponding bit position in the corresponding memory address mask register.

Also, the address bits which each memory address mask register can mask vary from register to register; hence, the possible size settings for the areas CS0 to CS3 differ accordingly.

Memory Address Mask Register (for CS0 area)

		7	6	5	4 3	2 1	0
	Bit symbol	V20	V19	V18	V17 V16	V15 V14 to 9	V8
(00C9H)	Read/Write				(V/R/W)	0 (0)	
	After reset	1	1	1 ,	1		1
	Function		S	Sets size of C	\$0 area 0: Used for add	lress compare	

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes.

Memory Address Mask Register (CS1

		7	6 5	4//	3	2	1	0		
	Bit symbol	V21	V20 V19	V18.	V17	V16	V15 to 9	V8		
(00CBH)	Read/Write	RW //								
	After reset	1	1	<u>,</u> 1	1	1	1	1		
	Function		Sets size of C	S1 area. 0: l	Jsed for add	ress compare	е			

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

MAMR2 (00CDH)/ MAMR3 (00CFH)

1	//7	6	5	// 4	3	2	1	0		
Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15		
Read/Write		//		R/\	W					
After reset	1	1	1	1	1	1	1	1		
Function	Sets size of CS2 or CS3 area. 0: Used for address compare									

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.7.3 Memory Address Mask Registers

(3) Setting memory start addresses and address areas

Figure 3.7.4 shows an example in which CS0 is specified to be a 64-Kbyte address area starting at 010000H.

First, MSAR0<S23:16>, the eight most significant bits of the start address register and which correspond to the memory start address, are set to 01H. Next, based on the desired CS0 area size, the difference between the start address and the end address (01FFFFH) is calculated. Bits 20 to 8 of this result constitute the mask value for the desired CS0 area size. Setting this value in MAMR0<V20:8> (Bits 20 to 8 of the memory address mask register) sets the desired area size for CS0. In this example 07H is set in MAMR0, specifying an area size of 64 Kbytes.




Figure 3.7.4 Example Showing How to Set the CS0 Area

A reset sets MSAR0 to MSAR3, and MAMR0 to MAMR3 to FFH. In addition, B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0, disabling the CS0, CS1, and CS3 areas. However, since a reset resets B2CS<B2M> to 0 and sets B2CS<B2E> to 1, CS2 is enabled with the address range 003000H to 01F7FFH, 020000H to FFFFFFH. When addresses outside the areas specified as CS0 to CS3 are accessed, the bus width and number of waits specified in BEXCS are used. (See 3.7.2 "Chip Select/Wait Controller".)

(4) Address area size specification

Table 3.7.1 shows the valid area sizes for each CS area and indicates which method can be used to make the size setting. A " Δ " indicates that it is not possible to set the area size in question using the memory start address register and memory address mask register. If an area size for a CS area marked " Δ " in the table is to be set, the start address must either be set to 000000H or to a value that is greater than 000000H by an integer multiple of the desired area size.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the lowest-numbered CS area has highest priority (e.g., CS0 has a higher priority than any other area).

Example: To set the area size for CS0 to 128 Kbytes;

a. Valid start addresses



b. Invalid start addresses




Table 3.7.1 Valid Area Sizes for Each CS Area

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0((7/0\	0	Δ		Δ	Δ	Δ		
CS1	0/	\o\\		0	4	Δ	Δ	Δ	Δ	Δ	
CS2))0	D	(\$//	Δ	Δ	Δ	Δ	Δ	Δ
CS3		//	7 0	9/	A	Δ	Δ	Δ	Δ	Δ	Δ

3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width, and number of wait states for each address area (CS0 to CS3 plus any other) are set in the respective chip select/wait control registers, B0CS to B3CS or BEXCS.




Figure 3.7.5 Chip Select/Wait Control Registers 91C829-73

(1) Master enable bits

Bit7 (<B0E>, <B1E>, <B2E>, or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. A reset disables <B0E>, <B1E> and <B3E> (e.g., sets them to 0) and enables <B2E> (e.g., sets it to 1). Hence after a reset only the CS2 area is enabled.

(2) Data bus width selection

Bit3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS>, or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus, and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Figure 3.7.2.

Table 3.7.2 Dynamic Bus Sizing

		Table 3.7.2 Dynamic bus sizing					
Operand Data	Operand Start	Memory Data	CPU Address	CPU	Data		
Bus Width	Address	Bus Width		D15 to D8	D7 to D0		
8 bits	2n + 0	8 bits	2n + 0	(xxxxx	b7 to b0		
	(Even number)	16 bits	2n + 0	XXXXX	b7 to b0		
	2n + 1	8 bits	2n + 1	(b7 to b0		
	(Odd number)	16 bits	2n + 1	b7.t6.b0	XXXXX		
16 bits	2n + 0	8 bits	2n ≠ 0	XXXXX	b7 to b0		
	(Even number)		2n + 1	\ \ xxxxx	b15 to b8		
		(16 bits	2n + 0	/b15 to b8	b7 to b0		
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0		
	(Odd number)		2n + 2	xxxxx	b15 to b8		
		16 bits	2n+1	b7 to b0	xxxxx		
			2n + 2	xxxxx	b15 to b8		
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0		
	(Even number)	2 . ((7/∕2n + 1	xxxxx	b15 to b8		
<			2n + 2	xxxxx	b23 to b16		
			2n + 3	xxxxx	b31 to b24		
		16 bits	2n + 0	b15 to b8	b7 to b0		
^ ^	>		2n + 2	b31 to b24	b23 to b16		
>.<	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0		
	(Ødd number)	$\langle \rangle$	2n + 2	xxxxx	b15 to b8		
		\mathcal{A}	2n + 3	xxxxx	b23 to b16		
			2n + 4	xxxxx	b31 to b24		
	\rightarrow ((16 bits	2n + 1	b7 to b0	xxxxx		
			2n + 2	b23 to b16	b15 to b8		
])	2n + 4	xxxxx	b31 to b24		

Input data in bit positions marked xxxxx is ignored during a read. During a write, the bus lines corresponding to these bit positions go high-impedance and the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, or <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

Table 3.7.3	Wait O	peration	Settings
14510 0.7.0	v v ait	polation	Cottilings

<bxw2:0></bxw2:0>	Number of Waits	Wait Operation
000	2 waits	Inserts a wait of two states, irrespective of the WAIT pin state.
001	1 wait	Inserts a wait of one state, irrespective of the WAIT pin state.
010	(1 + N) waits	Inserts one wait state, then continuously samples the state of the
		WAIT pin. While the WAIT pin remains low, the wait continues; the
		bus cycle is prolonged until the pin goes high.
011	0 waits	Ends the bus cycle without a wait, regardless of the WAIT pin state.
1xx	Reserved	Do not set.

A reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit6 of the chip select/wait control register for CS2) to 0 designates the 16 Mbyte area 001800H to 01F7FFH, 020000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1, and CS3).

A reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.



(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

a. Set the memory start address registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.

b. Set the memory address mask registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.

c. Set the chip select/wait control registers B0CS to B3CS

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM or ROM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0. \langle

MSAR0 = 01HStart address: 010000H

MAMR0 = 07H......Address area: 64 Kbytes

BOCS = 83HROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled.

3.7.3 Connecting External Memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91C829.

In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.





Figure 3.7.6 Example of External Memory Connection
(ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the port 4 control register P6CR and the port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit



3.8 8-Bit Timers (TMRA)

The TMP91C829 features six built-in 8-bit timers.

These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG) Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM Variable duty cycle with constant period)

Figure 3.8.1 to 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.


The operation mode and timer flip-flops are controlled by five control SFRs (Special function registers).


Each of the four modules (TMRA01, TMRA23, and TMRA45) can be operated independently. All modules operate in the same manner, hence only the operation of TMRA01 is explained here.


Table 3.8.1 Registers and Pins for Each Module

	Module	TMRA01	TMRA23	TMRA45
External	Input pin for external clock	TA0IN (Shared with P70)	No	TA4IN (Shared with P73)
Pin	Output pin for timer	TA1OUT	TA3OUT	TA5OUT
	flip-flop	(Shared with P71)	(Shared with P72)	(Shared with P74)
	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)	TA45RUN (0110H)
,	Vimor register	TAOREG (0102H)	TA2REG (010AH)	TA4REG (0112H)
SFR	Timer régister	TA1REG (0103H)	TA3REG (010BH)	TA5REG (0113H)
(address)	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)	TA45MOD (0114H)
$\wedge \wedge$	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)	TA5FFCR (0115H)

3.8.1 Block Diagrams







3.8.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The clock ϕ T0 is divided by 4 and input to this prescaler. ϕ T0 can be either fFPH or fc/16 and is selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to zero and stops operation. Table 3.8.2 shows the various prescaler output clock resolutions.

Table 3.8.2 Prescaler Output Clock Resolution

at fc = 36 MHz

Prescaler	Gear Value	Prescaler Output Clock Resolution						
Clock Selection <prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	фТ4	φT16	фТ256			
	000 (fc)	2 ³ /fc (0.22 μs)	25/fc (0,9 µs)	2 ⁷ /fc (3.6 μs)	2 ¹¹ /fc (57 μs)			
	001 (fc/2)	2 ⁴ /fc (0.4 μs)	2 ⁶ /fc (1.8 μs)	28/fc (7.1 µs)	2 ¹² /fc (114 µs)			
(f _{FPH})	010 (fc/4)	2 ⁵ /fc (0.9 μs) /	2 ⁷ /fc (3.6 μs)	2 ⁹ /fc (14 μs)	2 ¹³ /fc (228 µs)			
	011 (fc/8)	2 ⁶ /fc (1.8 μs)	2 ⁸ /fc (7.1 μs)	2 ¹⁰ /fc (28 μs)	2 ¹⁴ /fc (455 μs)			
	100 (fc/16)	2 ⁷ /fc (3.6 μs)	2 ⁹ /fc (14 μs)	2 ¹¹ /fc (57 µs)	2 ¹⁵ /fc (910 μs)			
10 (fc/16 clock)	XXX	2 ⁷ /fc (3.6 μs)	2 ⁹ /fc (14 μs)	2 ¹ /fc (57 µs)	2 ¹⁵ /fc (910 μs)			

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks $\phi T1$, $\phi T4$, or $\phi T16$. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16, or ϕ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits

TA01RUN<TA0RUN and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = 0 and enabled if <TA0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2ⁿoverflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TA0REG.




Figure 3.8.4 Configuration of TAOREG

Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> = 0, the same value is written to the register buffer and the timer register; when <TAORDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H TA2REG: 00010AH TA3REG: 00010BH TA4REG: 000112H

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF to 0. Writing 01 or 10 to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF (This is known as software inversion).


The TA1FF signal is output via the TA1OUT pin (which can also be used as P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port 7 function register P7FC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.


For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ($f_{SYS} \times 6$) before the next overflow occurs by using an overflow interrupt.

In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.





3.8.3 SFRs

TMRA01 Run Register



91C829-85 2006-03-15







TMRA23 Mode Register


			ļ	I IVIINAZO IVII	ode Regist	Ci						
		7	6	5	4	3	2	1	0			
TA23MOD	Bit symbol	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0			
(010CH)	Read/Write				R/	W						
	After reset	0	0	0	0	0	0	0	0			
	Function	Operation mo	ode	PWM cycle		TMRA3 clock	for TMRA3	TMRA2 clock	for TMRA2			
		00: 8-bit time	r mode	00: Reserved	l	00: TA2TRG 00: Reserved						
		01: 16-bit tim	er mode	01: 2 ⁶		01: φΤ1						
		10: 8-bit PPG	3 mode	10: 2 ⁷		10: φT16		10: ∳T4				
		11: 8-bit PW	M mode	11: 2 ⁸		11: φT256		11: φT16				
		Ĭ	•				$I(\vee \bigcirc)$	`	Í			
					→ TMRA2 s	ource clock se	election					
					00	Do not set	15					
		01 \(\phi\tau\tau\tau\tau\tau\tau\tau\tau\tau\tau										
	10 øT4 (Prescaler)											
					11	φT16 (Presca		~4/	>			
				L	→ TMP (3 c)	ource clock se		3				
					TIVITAG	TA23MOD	Siection	TA23MOD				
						<ta23m1:0></ta23m1:0>		√<7A23M1:	0> = 01			
					(00)	Comparator of TMRA2	output from	Overflow o TMRA2	utput from			
					01	φT1	(6)	TIVINAZ				
					10	φ116						
					11	φT16	7//^	/4C h :t t:				
					$\overline{}$		$\langle \cdot \rangle \rangle$	(16-bit time	r mode)			
				4 7	PWM cyc	e selection						
					00(<	Reserved						
			(01	2 ⁶ × source c						
			_		10	2 ⁷ × source c						
				\wedge	1,1	$2^8 \times \text{source c}$	lock					
		L	$\overline{}$))	→ TMRA23	operation mod	de selection					
					00	Two 8-bit tim	ers					
			((//)		01	16-bit timer						
					7/10	8-bit PPG						
		(() _			//)11		MRA0), 8-bit	timer (TMRA3	.)			
						,	,	,				
			, (
	^ ^	_	Figi	ure 3.8.8 T	MRA Regi	sters						
		>										
	<u> </u>	$\langle \vee \rangle$	$\langle \rangle$									
			4									
<))										
·				~								
(=			7 V									
		2										
		*										
	~											

TMRA45 Mode Register

					ode regist	Ci					
		7	6	5	4	3	2	1	0		
TA45MOD	Bit symbol	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0		
(0114H)	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
	Function	Operation mo	ode	PWM cycle		Source clock	for TMRA5	Source clock	for TMRA4		
		00: 8-bit time		-			00: TA4TRG 00: TA4IN pin				
		01: 16-bit tim	er mode	01: 2 ⁶		01: \(\psi \)T1 \(\)01: \(\psi \)T1					
		10: 8-bit PPG	3 mode	10: 2 ⁷		10: φT16		10: ∳T4			
		11: 8-bit PWI	M mode	11: 2 ⁸		11: φT256		11: φT16			
'											
							$(\vee/))$	•			
				[→ Source cl	ock for TMRA	4		I		
					00	TA4IN (Exter	\ \				
	01 ϕ T/ (Prescaler)										
					10	φT4 (Prescal					
					11	φΤ16 (Presca		4(>		
						///	,	2			
				-		ock for TMRA	5	17,45,705			
						TA45MOD <ta45m1:0></ta45m1:0>	± 01 /	TA45MOD <ta45m1:< td=""><td>0> = 01</td></ta45m1:<>	0> = 01		
					00	Comparator		Overflow o			
						TMRA4		TMRA4			
				(01)	φT1	$(\mathcal{S}_{\mathcal{S}_{\mathcal{S}}})$				
					10	φT16	$\supset \mathcal{O}$				
					11	φT256 (((16-bit time	er mode)		
					→ PWM cy¢	le					
					00/	Reserved					
			/		01	26 × source c	lock				
					10	$2^7 \times \text{source of}$					
					1.1	$2^8 \times \text{source } 0$					
				\wedge							
		L)) 	11	mode for TM	RA45				
					00	Two 8-bit tim	ers				
			$(\vee /))$		01	16-bit timer					
				_ ((7/10	8-bit PPG					
		(/-			(())11	8-bit PWM (T	MRA4), 8-bit	timer (TMRA5)		
		\	_	_ \\							
			><								
	^/	>	Fig	ure 3.8.9 T	MRA Regi	sters					
	>,										
			$\langle d $								
<	////))									
_				4							
(-	\rightarrow		$\gamma \setminus \bigcup)$								
		\\\\									
		Ť									
	*										








T. A.	n .		
I IVI	ĸΑ	register	

		7	6	5	4	3	2	1	0				
TA0REG	bit Symbol				_	_							
(0102H)	Read/Write				V	V							
	After reset				Unde	fined							
TA1REG	bit Symbol				-	-	<						
(0103H)	Read/Write		W										
	After reset		Undefined										
TA2REG	bit Symbol		-										
(010AH)	Read/Write				V	V	-(Q)	/					
	After reset				Unde	fined	///))					
TA3REG	bit Symbol					-							
(010BH)	Read/Write				V	V	(()>						
	After reset				Unde	fined							
TA4REG	bit Symbol				_	- 1		.((
(0112H)	Read/Write				V	v \\	,						
	After reset				Unde	fined /	\supset						
TA5REG	bit Symbol		<u>-</u> (V)) \ \ \ \(\)										
(0113H)	Read/Write				V	W		750					
	After reset				Unde	fined							

Note: The above registers are prohibited read-modify-write instruction.



3.8.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

a. Generating interrupts at a fixed interval (Using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 8.8 µs at fc = 36 MHz, set each register as follows:


```
System clock:
                   * Clock state
                                                                            High frequency (fc)
                                                           Prescaler clock: fFPH
              MSB
                                              LSB
                                                 0
TA01RUN
                                                             Stop TMRA1 and clear it to 0.
                                                            Select 8-bit timer mode and select $T1
TA01MOD
                                                            ((2^3/fc) \mu s) at fc = 36 MHz as the input clock.
                                        0
                                                            Set TA1REG to 8.8 \mus ÷ \phiT1 (2<sup>3</sup>/fc) = 40 = 28H
TA1REG
                                                            Enable INTTA and set it to level 5.
INTETA01
TA01RUN
                                                            Start TMRA1 counting
X: Don't care, -: No change
```

Select the input clock using Table 3.8.4

Note: The input clocks for TMRA0 and TMRA1 differ as follows:

TMRA0: Uses TAOIN input and can be setected from ϕ T1, ϕ T4, or ϕ T16.


TMRA1: Match output of TMRA0 and can be selected from \$\phi\$T1, \$\phi\$T16, \$\phi\$T256.



b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.32 μ s square wave pulse from the TA1OUT pin at fc = 36 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



c. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.8.15 TMRA1 Count Up on Signal from TMRA6

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.8.4 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.22 seconds at fc = 36 MHz, set the timer registers TA0REG and TA1REG as follows:



If ϕ T16 ((27fe)s at 36 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.22 \text{ s} \div (2^{7} \text{ fc}) \text{ s} \approx 62500 = \text{F424H}$

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.23 [s].

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, where the up counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.8.16 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1QUT pin (which can also be used as P71).




Figure 3.8.17 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.8.18 shows a block diagram representing this mode.




Figure 3.8.18 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TAIREG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.8.19 Operation of Register Buffer

Example: To generate 1/4 duty 50kHz pulses (at fc = 36 MHz):



* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: fFPH

Calculate the value which should be set in the timer register.

To obtain a frequency of 50kHz, the pulse cycle t should be:

$$t = 1/50 \text{ kHz} = 20 \mu \text{s}$$

 $\phi T1 = (2^3/\text{fc})s$ (at 36 MHz);


$$20 \text{ us} \div (2^3/\text{fc}) \text{s} \approx 90$$

Therefore set TA1REG to 90 (5AH)

The duty is to be set to 1/4: $t \times 1/4 = 20 \mu s \times 1/4 = 5 \mu s$

5
$$\mu s \div (2^3/fc)s \approx 22$$

Therefore, set TA0REG = 22 = 16H.



P7CR TA01RUN Х Х

X: Don't care, -: No change

Stop TMRA0 and TMRA01 and clear it to 0.

Set the 8-bit PPG mode, and select φT1 as input clock.

Write 16H.


Write 5AH.


Set TA1FF, enabling both inversion and the double buffer.

10 generates a negative logic pulse.

Set P71 as the TA1OUT pin.

Start TMRA0 and TMRA01 counting.





TOSHIBA

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2ⁿ counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2ⁿ counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < Value set for 2^n counter overflow Value set in TA0REG $\neq 0$




Figure 3.8.20 8-Bit PWM Waveforms

Figure 3.8.21 shows a block diagram representing this mode.




Figure 3.8.21 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TA0REG if 2ⁿ overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.8.22 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 36 MHz:



To achieve a 28.4 μ s PWM cycle by setting ϕ T1 to $(2^3/fc)$ s (at fc = 36 MHz):

$$28.4 \ \mu s \div (2^3/fc)s \approx 128 = 2^n$$

Therefore n should be set to 7

Since the low-level period is $16.0 \mu s$ when $\phi T1 = (2^3/fc)s$,

set the following value for TAOREG:

$$16.0 \ \mu s \div (2^{3}/fc)s \approx 72 = 48H$$




Table 3.8.3 PWM Cycle

at fc = 36 MHz

Select Prescaler Clock <prck1:0></prck1:0>	0 1/1	PWM Cycle									
	Gear Value <gear2:0></gear2:0>	2 ⁶		2			2 ⁸				
	102/1112:09	φΤ1	φΤ4	φT16	φΤ1	φΤ4	φT16	φΤ1	φΤ4	φT16	
	000 (fc)	14.2 μs	56.8 μs	227 μs	28.4 μs	113µs	455 µs	56.8 μs	227 μs	910 μs	
00	001 (fc/2)	28.4 μs	113 μs	455 μs	56.8 μs	227 μs	910 µs	_113 μs	455 μs	1820 μs	
	10 (fc/4)	56.8 μs	227 μs	910 μs	113 μs	455 μs	1820 ຸມຣ	227 µs	910 μs	3640 μs	
(f _{FPH})	011 (fc/8)	113 μs	455 μs	1820 μs	227 μs	910 μs	3640 μs	455 μs	1820 μs	7281 μs	
	00 (fc/16)	227 μs	910 μs	3640 μs	455 μs	1820 μs	7281 µs	∖910 µs	3640 μs	14563 μs	
10 (fc/16 clock)	XXX	227 μs	910 μs	3640 μs	455 μs	1820 µs	7281 µs	910 μs	3640 μs	14563 μs	

XXX: Don't care

(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.

Table 3.8.4 Timer Mode Setting Registers

Register Name		TA01	МФО		TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<taoclk1:0></taoclk1:0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match φT1, φT16, φT256 (00, 01, 10, 11)	External clock \$\psi T1, \$\psi T4, \$\psi T16\$ (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		_	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PPG × 1 channel	10	<u> </u>		External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM × 1 channel	11	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)	<u></u> -	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	_	Output disabled

-: Don't care

3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91C829 incorporates multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter channel consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR

This chapter consists of the following items:

Table 3.9.1	Differences	between	₹MRB0
-------------	-------------	---------	-------

Spec	Channel	TMRB0	
External Pins	External clock/capture trigger input pins Timer flip-flop output pins	TB0IN0 (Also used as P93) TB0IN1 (Also used as P94) TB0OUT0 (Also used as P95) TB0OUT1 (Also used as P96)	
	Timer run register Timer mode register	TBORUN (0180H) TBOMOD (0182H)	
SFR (address)	Timer flip-flop control register	TB0FFCR (01,83H) TB0RG0L (01,88H)	
	Timer register	TB0RG0H (0189H)	
		TB0RG1L (018AH) TB0RG1H (018BH)	
		TB0CP0L (018CH)	
	Capture register	TB0CP0H (018DH) TB0CP1L (018EH)	
		TB0CP1H (018FH)	

3.9.1 Block Diagrams




Figure 3.9.1 Block Diagram of TMRB0

3.9.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0RUN> is set to 0.

Table 3.9.2 Prescaler Clock Resolution

at fc = 36 MHz

				at 10 00 Willia
Prescaler Clock Selection	Clock Gear Value <gear2:0></gear2:0>	Prescaler Clock Resolution		
<prck1:0></prck1:0>		φ T 1<	φТ4	φT16
00 (f _{FPH})	000 (fc)	2 ³ /fc (0.2 μs)	2 ⁵ /fc (0.9 μs)	2 ⁷ /fc (3.6 μs)
	001 (fc/2)	24/fc (0.4 µs)	2 ⁶ /fc (1.8 μs)	2 ⁸ /fc (7.1 μs)
	010 (fc/4)	2 ⁵ /fc (0.9 μs)	2 ⁷ /fc (3.6 µs)	2 ⁹ /fc (14.2 μs)
	011 (fc/8)	2 ⁶ /fc (1.8 μs)	2 ⁸ /fc (7.1 μs)	2 ¹⁰ /fe (28.4 μs)
	100 (fc/16)	2 ⁷ /fc (3.6 μs)	2 ⁹ /fc (14.2 μs)	2 ¹¹ /fc (56.9 μs)
10 (fc/16 clock)	xxx	2 ⁷ /fc (3.6 μs)	2 ⁹ /fc (14.2 μs)	2 ¹¹ /fc (56.9 μs)

xxx: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks $\phi T1$, $\phi TB0$ and $\phi T16$ or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower registers is always needed. For example, either using 2-byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UCO) and the timer register TB0RG1 match.

After a reset, TB0RG0 and TB0RG1 are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset TB0RUN<TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0 and the register buffer both have the same memory addresses (000188H and 000189H) allocated to them. If <TB0RDE> = 0, the value is written to both the timer register and the register buffer. If <TB0RDE> = 1, the value is written to the register buffer only.

The addresses of the timer registers are as follows




The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counter UCO.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:




The capture registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0, TB0CP1. The latch timing for the capture register is determined by TB0MOD<TB0CPM1:0>.

In addition, the value in the up counter can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. However, note that the current value in the up counter is also loaded into capture register TB0CP0 when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.



(6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. After a reset the value of TB0FF0 is undefined. If 00 is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the value of TB0FF0 will be set to 1. If 10 is written to the capture registers, the value of TB0FF0 will be set to 0. The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with P95) and TB0OUT1 (which is shared with P96). Timer output should be specified using the port 9 function register.

3.9.3 SFRs

TMRB0 Run Register

		7	6	5	4	3	2	1	0
TB0RUN	Bit symbol	TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
(0180H)	Read/Write	R/W	R/W			R/W	R/W		R/W
	After reset	0	0			0	0		0
	Function	Double	Always write			IDLE2	16-bit timer ru	in/stop contro	l
		buffer	"0".			0: Stop	0: Stop and c	lear	
		0: Disable				1: Operate	1: Run (Coun	tup)	
		1: Enable				,	(Ω/Δ)		

Count operation

Stop and clear

Count

I2TB0: Operation during IDLE2 mode

Note: The 1, 4 and 5 of TB0RUN are read as undefined value.

TB0RUN: Operation of prescaler
TB0RUN: Operation of TMRB0

Figure 3.9.2 Register for TMRB

TMRB0 Run Register

6 3 2 0 TB0MOD TB0CP0I TB0CPM1 ТВ0СРМ0 TB0CLK0 Bit symbol TB0CT1 TB0ET1 TB0CLE TB0CLK1 (0182H) Read/Write R/W W* R/W After reset 0 0 0 0 0 0 0 Function TB0FF1 inversion Execute Capture timing Control up TMRB0 source clock Read 00: Disable 00: TB0IN0 pin 0: Disable trigger software counter -modify 1: Enable trigger capture 01: TB0IN0 ↑ TB0IN1 ↑ 0: Dişable 01: φΤ1 -write 10: TB0IN0 ↑ TB0IN1 ↓ clearing 10: ¢T4 0: Execute Invert when Invert when instruction 1: Undefined 11: TA1OUT ↑ TA1OUT ↓ 1: Enable 1∕1: ¢T16 the UC the UC is prohibited clearing value is value captured to matches the TB0CP1. value in TB0RG1 TMRB0 source clock TB0IN0 pin **∳**11 01 10 фТ4 φT16 14 Up counter clear control Disable TB0RG1 clearing on match with TB0RG1. Capture Capture control 00 Disable/ CAP0 at TB0IN0 rising CAP1 at TB0IN1 rising CAP0 at TB0IN0 rising 10 CAP1 at TB0IN1 rising CAP0 at TA1OUT rising 11 CAP1 at TA1OUT falling Software capture 0 The value in the up counter is captured to TB0CP0.

Note: Whenever writing "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. But write "1" to TB0MOD<TB0CP0I> in condition of written "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. Therefore you must to regard.

Undefined (Note)

Figure 3.9.3 Register for TMRB

TMRB0 Flip-flop Control Register

6 TB0FFCR Bit symbol TB0FF1C1 TB0FF1C0 TB0C1T1 TB0C0T1 TB0E1T1 TB0E0T1 TB0FF0C1 TB0FF0C0 (0183H) Read/Write R/W After reset 0 0 0 0 0 0 Control TB0FF1 TB0FF0 inversion trigger Control TB0FF0 Function Read 00: Invert 0: Disable trigger 00: Invert -modify 01: Set 1: Enable trigger 01: Set -write 10: Clear 10: Clear Invert when Invert when Invert when Invert when instruction 11: Don't care the UC value the UC value the UC value the UC value 11: Don't care * Always read as "11". * Always read as "11". is loaded in is loaded in matches the matches the prohibited to TB0CP1. to TB0CP0. value in value in TB0RG1 TBORGO. TB0FF0 control Invert 00 Set to 11 0/1 Clear to 0 10 Don't care 11 Inverted when the UC value is loaded in to TB0CP1. Disable trigger Enable trigger Inverted when the UC value is loaded in to TB0CP0. Disable trigger Enable trigger Inverted when the UC value matches the valued in TB0RG1. Disable trigger Enable trigger Inverted when the UC value matches the valued in TB0RG0. 0 Disable trigger Enable trigger Figure 3.9.4 Register for TMRB

		7	6	5	4	3	2	1	0	
B0RG0L	bit Symbol	•			<u> </u>		_		, ,	
188H)	Read/Write				V					
,	After reset				Unde					
B0RG0H	bit Symbol	- ^								
189H)	Read/Write				V	V				
	After reset	Undefined								
0RG1L	bit Symbol	_								
18AH)	Read/Write	W								
	After reset	Undefined								
30RG1H	bit Symbol				-	-	7//			
18BH)	Read/Write	W								
	After reset	Undefined								
							* /			

3.9.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1.

```
TB0RUN
                                                        Stop TMRB0.
                         Χ
                                         Х
INTETB01
                                                        Enable INTTB01 and set interrupt level 4. Disable
                                                        INTTB00.
TB0FFCR
                                                        Disable the trigger.
                                                        Select internal clock for input and
TB0M0D
                                                        disable the capture function.
                                                        Set the interval time (16 bits).
TB0RG1
TB0RUN
                                                        Start TMRB0
```

X: Don't care, -: No change

(2) 16-bit event counter mode

As described above, in 16-bit timer mode, if the external clock (TBOINO pin input) is selected as the input clock, the timer can be used as an event counter. To read the value of the counter, first perform software capture once, then read the captured value.

```
Stop TMRB0.
TB0RUN
                                                       Set P93 input mode.
P8CR
                                                       Enable INTTB01 and set interrupt level 4. Disable
INTETB01
                     1
                         0
                             0
                                                       INTTB00.
                                                       Disable the trigger.
                     1
                         0
TB0FFCR
                             0
                     0
                                                       Select TB0IN0 as the input clock.
TB0MOD
                         1
TB0RG1
                                                       Set the number of counts (16 bits).
                                                       Start TMRB0.
TRORUN
```

X: Don't care, -: No change

When the timer is used as an event counter, set the prescaler in run mode (e.g., with TB0RUN<TB0PRUN> = 1).



(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode the following conditions must be satisfied.




Figure 3.9.5 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0 double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0 at match with TB0RG1. This feature facilitates the handling of low-duty waves.




Figure 3.9.6 Operation of Register Buffer

The following block diagram illustrates this mode.





Figure 3.9.7 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:



3.10 Serial Channel

TMP91C829 includes one serial I/O channel. Either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).





Figure 3.10.1 Data Formats

STS0 and STS1 pins are built in port P83 and P87. STS0 and STS1 are the request signal for the next data send to the CPU. P8CR sets port as output mode, P8FC sets STS using mode, and bit 0 of SC0MOD1 (SC1MOD1) register sets low level. Then STS is enable to start to transfer the data.


When SCLK signal is exactly falling edge, STS is disable.


And when it is ended to transfer 8-bits data, the STS can be set to enable and request the next data.



3.10.1 Block Diagrams

Figure 3.10.2 is a block diagram representing serial channel 0.





3.10.2 Operation of Each Circuit

(1) Prescaler, prescaler clock select

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as ϕ T0. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

Table 3.10.2	Prescaler	Clock	Resolution	to	Baud	Rate	Gene	erato	r
--------------	-----------	-------	------------	----	------	------	------	-------	---

Select Prescaler Clock	Gear Value	Prescaler Output Clock Resolution					
<prck1:0></prck1:0>	<gear2:0></gear2:0>	фТ0<	φτ2//	фТ8	φT32		
	000 (fc)	2 ² /fc	2 ⁴ /fc	2 ⁶ /fc	2 ⁸ /fc		
	001 (fc/2)	2 ³ /fc	2 ⁵ /fc	2 ⁷ /fc	2º/fc		
00 (f _{ЕРН})	010 (fc/4)	2 ⁴ /fc	2 ⁶ /fc	28/fc	2 ¹⁰ /fc		
(1540)	011 (fc/8)	2 ⁵ /fc	2 ⁷ /fc	2 ⁹ /fc	2 ¹¹ /fc		
	100 (fc/16)	2 ⁶ /fc	2 ⁸ /fc	2 ¹⁰ /fc	2 ¹² /fc		
10 (fc/16 clock)	XXX		2 ⁸ /fc	2 ¹⁰ /fe	2 ¹ /sfc		

X: Don't care, -: Cannot be used

The baud rate generator selects between 4 clock inputs $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

TOSHIBA

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BROCR<BROCK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or $N + \frac{(16 - K)}{16}$ to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR<BROADDE, BROS3:0> and BROADD<BROK3:0>.

- In UART mode
- (1) When BROCR < BROADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0> (N = 1, 2, 3 ... 16).

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The band rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 ... 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 ... 15).

Note: If N = 1 or N = 16, the N + (16 - K)/46 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O interface mode

The N + (16 K)/16 division function is not available in I/O interface mode. Set BROCR<BROADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$

• In I/O interface mode

Baud rate Input clock of baud rate generator $\div 2$

Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = $\phi T2$ (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (Only UART mode)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate in UART mode is as follows:

Table 3.10.3 and 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = external clock input frequency \div 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fc

• In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fc

Table 3.10.3 Transfer Rate Selection (when baud rate generator is used and BR0CR<BR0ADDE> = 0)

Input Clock fc [MHz] φΤ0 **φT2** φΤ8 φT32 Frequency Divider N (BR0CR<BR0S3:0>) 9.830400 2 76.800 19.200 4.800 1.200 \uparrow 4 38.400 9.600 2.400 0.600 8 19.200 4.800 1.200 0.300 0 9.600 2.400 (0.600) h 0.150 2.400 12.288000 5 38.400 9.600 0.600 19.200 4.800 1,200 0.300 14.745600 2 28.800 7.200 115.200 1.800 3 76.800 19.200 4.800 1.200 \uparrow 6 9.600 2.400 0.600 38.400 С 4.800 1.200 0.300 19.200 19.6608 1 307.200/ 76.800 19.200 4.800 2 38.400 93.600 2.400 153.600 \uparrow 4 19.10 4.800 ٦.200 76.800 8 38.400 9.600 2.400 0.600 1.200 0.300 10 **-19.200** 4.800 22.1184 3 115.200 28.800 7.200 1.800 384.000 96.000 24,000 24.576 1 6.000 2 48.000 <u>/12</u>.000 192.000 3.000 96.000 24.000 6.000 1.500 \uparrow 19.200 4.800 1.200 5 76.800 8 48.000 12.000 3.000 0.750 \uparrow 38.400 9.600 2.400 0.600 Α 10 24.000 6.000 1.500 0.375 27.0336 В 38.400 9.600 2.400 0.600 29.4912 460.800 115.200 28.800 7.200 ↑ 3 153.600 38.400 9.600 2.400 \uparrow 115.200 28.800 7.200 1.800 4 6 76.800 19.200 4.800 1.200 1 9 **⁄**51.200 12.800 1.800 3.200 C 38.400 9.600 2.400 1.600 1.480 \uparrow F 30.720 7.680 1.920 10 28.800 7.200 1.800 0.450 D 31.9488 38.400 9.600 2.400 0.600 34.4064 76.800 19.200 4.800 1.200

Note 1. Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TAOTRG

Frequency of TA0TRG = Baud rate \times 16

Note 1: The TMRA0 match detects signal cannot be used as the transfer clock in I/O interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCRSCLKS> register to generate the basic clock.

• In UART mode

The SCOMODO<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fsys, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times—on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXDO signal is sampled on the rising or falling edge of the shift clock which is output on the SCLKO pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the RXDO signal is sampled on the rising or falling edge of the SCLKO input, according to the SCOCR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU has finished reading the contents of receiving buffer 2 (SC0BUF), more data can be received and stored in receiving buffer 1. However, if receiving buffer 2 (SC0BUF) has not been read completely before all the bits of the next data item are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.10.4 Generation of the Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Use of $\overline{\text{CTS0}}$ pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin goes low again. However, the INTTX0 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Although there is no \overline{RTS} pin, a handshake function can easily be configured by assigning any port to perform the \overline{RTS} function. The \overline{RTS} should be output high to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.10.5 Handshake Function



Note 1: If the CTS signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal has fallen.

Figure 3.10.6 CTS (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty transmission buffer generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MODO<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 77bit UART mode or with SCOCR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

Following shows the overrun generating process flow example.

(Receiving interrupts routine)

- (1) Read of receiving buffer
- (2) Read of error flag
- (3) If < OERR > = "1"

Then

- A) Set to receiving enable write "0" to <RXE>
- B) Wait end of now flame
- (C) Read of receiving buffer
- D) Read of error flag
- E) Set to receiving enable write "1" to <RXE>
- F) Request transmission again

(4) Other process

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

a. In UART mode Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	-	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-bit mode and 8 bits + parity mode, interrupts coincide with the 9th bit pulse.

Thus, when servicing the interrupt, it is necessary to allow a 1-bit period to elapse (So that the stop bit can be transferred) in order to allow proper framing error checking.

Transmitting


Mode	9 Bits 8 Bits + Parity 8 Bits, 7 Bits Parity, 7 Bits
Interrupt timing	Just before stop bit is Just before last data Just before last data bit is
	transmitted bit is transmitted transmitted

b. I/O interface

Transmission	SCLK output mode	Immediately after the last bit. (See Figure 3.10.19)						
interrupt	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or						
timing		immediately after fall in falling mode. (See Figure 3.10.20)						
Descision	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)						
Receiving		(e.g., immediately after last SCLK). (See Figure 3.10.21)						
interrupt	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)						
timing		(e.g., immediately after last SCLK). (See Figure 3.10.22)						

3.10.3 SFRs

7 6 5 4 3 2 1 0 SC0MOD0 Bit symbol TB8 **CTSE RXE** WU SM1 SM0 SC1 SC0 (0202H) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Receive Wakeup Serial transmission mode Serial transmission clock Transfer Hand shake data bit8 0: CTS function function 00: I/O interface Mode (UART) 01: 7-bit UART mode 00: TMRA0 trigger disable 0: Receive 0: Disable 10: 8-bit UART mode 1: CTS disable 1: Enable 01: Baud rate generator 11: 9-bit UART mode 10: Internal clock fSYS enable 1: Receive enable 11: External clcok (SCLK0 input) Serial transmission clock source (UART) Timer TMRA0 match detect signal 01) Baud rate generator 10 Internal clock fsys 11 External clock (SCLK0 input) Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC0CR). Serial transmission mode I/O interface mode 01 7-bit mode **UART** 8-bit mode 10 11 9-bit mode Wakeup function 9-Bit UART Other modes Interrupt generated when 0 data is received Don't care Interrupt generated only when SC0CR < RB8 > = 1Receiving function Receive disabled Receive enabled Handshake function (CTS pin) Disabled (Always transferable) 0 Enabled Transmission data bit8 Figure 3.10.7 Serial Mode Control Register (Channel 0, SC0MOD0)



SC0CR (0201H)






Figure 3.10.9 Serial Control Register (Channel 0, SCOCR)




SC1CR (0209H)



Note: As all error flags are cleared after reading. Do not test only a single bit with a bit testing instruction.


Figure 3.10.10 Serial Control Register (Channel 1, SC1CR)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.


Figure 3.10.11 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.10.12 Baud Rate Generator Control (Channel 1, BR1CR, BR1ADD)




Note: Prohibit read-modify-write for SC0BUF.

Figure 3.10.13 Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)

ļ		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	1280	FDPX0			4			STSEN0
(0205H)	Read/Write	R/W	R/W				<i>*************************************</i>		W
ļ	After reset	0	0				<i>></i>		1
l	Function	IDLE2	Duplex			4/ >>	<u> </u>	7	STS0
l	1	0: Stop	0: Half						0: Enable
ŀ	1	1: Run	1: Full	'		// \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			1: Disable

Figure 3.10.14 Serial Mode Control Register 1 (Channel 0, SCOMOD4)



Note: Prohibit read-modify-write for SC1BUF.

Figure 3.10.15 Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)

		7\	6 (5	\ 4	3	2	1	0
SC1MOD1	Bit symbol	I2S1	FDPX1						STSEN1
(020DH)	Read/Write	R/W	R/W	<i>J</i>					W
	After reset		0 />						1
	Function	IDLE2	Duplex						STS1
\wedge		0: Stop	0: Half						0:Enable
		1: Run 🦯	1/ Full	\checkmark					1:Disable

Figure 3.10.16 Serial Mode Control Register 1 (Channel 1, SC1MOD1)

3.10.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input external synchronous clock SCLK.




Figure 3.10.17 Example of SCLK Output Mode Connection




Figure 3.10.18 Example of SCLK Input Mode Connection

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer.

When all the data has been output, INTESO<ITXOC> is set to 1, causing an INTTXO interrupt to be generated.




Figure 3.10.19 Transmitting Operation in I/O Interface Mode (SCLK0 output mode)
(Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all the data has been output, INTESO<ITXOC> is set to 1, causing an INTTX0 interrupt to be generated.




Figure 3.10.20 Transmitting Operation in I/O Interface Mode (SCLK0 input mode)
(Channel 0)

TOSHIBA

b. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE>to 1 initiates SCLK0 output




Figure 3.10.21 Receiving Operation in I/O Interface Mode (SCLKO output mode)
(Channel 0)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRXOC> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRXOC> is set to 1 again, causing an INTRX0 interrupt to be generated.




Figure 3.10.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)
(Channel 0)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

TMP91C829

c. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0 and set enable the level of transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:




(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc) Prescaler clock: System clock

Main settings

P8CR 0 1 X 1 0 0 1 SC0MOD SC0CR 0 1 X X X 0 0 0 0 1 0 1 0 1 BR0CR ---1100 INTESO

Set P80 to function as the TXD0 pin. Enable receiving in 8-bit UART mode.

Add even parity.

Set the transfer rate to 9600 bps

Enable the INTTX0 interrupt and set it to interrupt level 4.

Interrupt processing

 \leftarrow SCOCR AND 00011100 if Acc ≠ 0 then ERROR Acc

← SCOBUF

Check for errors.

Read the received data.

X: Don't care, -: No change


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SCOMODO SM1:0 to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0</br>
WU> to 1. The interrupt INTRX0 can only be generated when < RB8 > = 1.




Note: The TXD pin of each slave controller must be in open-drain output mode.


Figure 3.10.23 Serial Link Using Wakeup Function

Protocol

- a. Select 9-bit UART mode on the master and slave controllers.
- b. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- c. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (Bit8) of the data (<TB8>) is set to 1.




- d. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- e. The master controller transmits data to the specified slave controller (The controller whose SC0MOD<WU> bit has been cleared to 0). The MSB (Bit8) of the data (<TB8>) is cleared to 0.




- f. The other slave controllers (Whose <WU> bits remain at 1) ignore the received data because their MSBs (Bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts.
 - The slave controller whose WU bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.


> To link two slave controllers serially with the master controller Setting example: using the internal clock fSYS as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 only is used for the purposes of this explanation.

Setting the master controller





3.11 Analog/Digital Converter

The TMP91C829 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port, port A and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block Diagram of AD Converter

3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The eight AD conversion data upper and lower registers (ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.




Figure 3.11.2 AD Converter Related Register

TOSHIBA




Figure 3.11.3 AD Converter Related Register




Figure 3.11.4 AD Converter Related Registers




Figure 3.11.5 AD Converter Related Registers

3.11.2 Description of Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the off state, first write a 1 to ADMOD1<VREFON>, wait 3 us until the internal reference voltage stabilizes (This is not related to fc.), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMODO<SCAN> = 0)
 Setting ADMOD1<ADCH2:0> selects one of the input pins ANO to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN>=1)
 Setting ADMOD1<ADCH2:0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH2:0> is initialized to 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2:0></adch2:0>	Channel Fixed <scan> = 0</scan>	Channel Scan <scan> = 1</scan>
000	ANO (ANO
001	AN1	AN0 → AN1
Q10\\/	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3 ((// ^	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
111	ANZ	$AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register 0 or ADMOD1<ADTRGE> in AD mode control register 1, pull the ADTRG pin input from high to low. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing a 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Chanel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD coversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMODO EOCF flag is set to 1, ADMODO ADBF is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMODO<EOCF> is set to 1, ADMODO<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMODO<EOCF> is set to 1 and ADMODO<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMODO<ITMO>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITMO> to 1 generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases of c and d), write a 0 to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases of c and d), when the halt is released conversion restarts from the beginning. In single conversion modes (e.g., in cases of a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

Mode	Interrupt Poqueet Congretion	((ADMOD0					
Mode	Interrupt Request Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>				
Channel fixed single conversion mode	After completion of conversion	(X)	O	0				
Channel scan single conversion mode	After completion of scan conversion	x	0	1				
Channel fixed repeat conversion mode	Every conversion Every forth conversion	0	1	0				
Channel scan repeat conversion mode	After completion of every scan conversion	×	1	1				

X: Don't care

(5) AD conversion time

84 states (4.7 μs at fFPH = 36 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

	AD Conversion	Result Register
Analog Input Channel (Port A)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (every 4th conversion)
AN0	ADREG04H/L	
AN4		ADREG04H/L
AN1	ADREG15H/L	ADREG15H/L
AN5		7.51.2010172
AN2	ADREG26H/L	ADREG26F/L
AN6		
AN3	ADREG37H/L	ADREG37H/L
AN7		


Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

Setting example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.



This example repeatedly converts the analog input voltages on the three pins ANO, AN1, and AN2, using channel scan repeat conversion mode.

X: Don't care, -: No change

3.12 Watchdog Timer (Runaway detection timer)

The TMP91C829 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external RESET pin is not changed.)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer (WDT)




Figure 3.12.1 Block Diagram of Watchdog Timer

Note: The watchdog timer cannot operate by disturbance noise in some case. Take care when design the device.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/2¹⁵, fsys/2¹⁷, fsys/2¹⁹ and fsys/2²¹.





Figure 3.12.2 Normal Mode

The runaway is detected when an overflow occurs, and the watchdog timer can reset device. In this case, the reset time will be between 22 and 29 states (19.6 to 25.8 μ s at fFPH = 36MHz, fosch = 2.25 state) is fFPH/2, where fFPH is generated by dividing the high-speed oscillator clock (fosch) by sixteen through the clock gear function.



3.12.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detection time for the watchdog timer in <WDTP>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD<WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.12.4.

b. Watchdog timer enable/disable control register < WDTE

On a reset WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register <WDCR>. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting WDTE> to 1.

c. Watchdog timer out reset connection < RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR is initialized to 0 on a reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

```
WDMOD \leftarrow 0 - - - - Clear WDMOD<WDTE> to 0.
WDCR \leftarrow 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

• Enable control

Set/WDMQD<WDTE> to 1

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.




Figure 3.12.5 Watchdog Timer Control Register

3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be zero cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program. By connecting the watchdog timer out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

The watch dog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (When BUSAK goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<12WDT> setting. Ensure that WDMOD<12WDT> is set before the device enters IDLE2 mode.

Example: a. Clear the binary counter.

WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$

Write the clear code (4EH)

b. Set the watchdog timer detection time to 217/fsys

WDMOD ← 1 0 1 -

c. Disable the watchdog timer.

WDMOD $\leftarrow 0 - -4 - 2 \times 0$ WDCR $\leftarrow 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1$ Clear WDTE to 0.
Write the disable code (B1H).

3.13 Multi Vector Control

3.13.1 Multi Vector Controller

(1) Outline

By rewriting the value of multi vector control register (MVEC0 and MVEC1), a vector table is arbitrarily movable.


(2) Control register

The amount of 228 bytes become an interruption vector area from the value set as vector control register (MVEC0 and MVEC1).

Vector control register composition

		7	6	5	4	3 (2	1	0
MVEC0	Bit symbol	VEC7	VEC6	VEC5	VEC4	YEC3	VEC2	VEC1	VEC0
(00AEH)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	1	1	1	1		1		1
	Function				Vector addre	ess A15 to A8		14/	

		7	6	5	4	3	2	71//	0	
MVEC1	Bit symbol	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8	
(00AFH)	Read/Write	R/W	R/W	R/W	(R/W)	R/W	RAW	R/W	R/W	
	After reset	1	1	1 (1 /	$\left\langle \right\rangle$	1	1	
	Function		Vector address A23 to A16							



Note: Write MVEC1, MVEC0 after making an interruption prohibition state.

3.13.2 Multi Boot Mode

(1) Outline

The TMP91C829 has multi boot mode available as an on-board programming operation mode. When in multi boot mode, the boot ROM is mapped into memory space. This boot ROM is a mask ROM that contains a program to rewrite the flash memory on board.

Rewriting is accomplished by connecting the TMP91C829's SIO and the programming tool (Controller) and then sending commands from the controller to the target board.

The boot program included in the boot ROM only has the function of a loader for transferring program data from an external source into the device's internal RAM.

Rewriting can be performed by UART. From 1000H to 105FH in device's internal RAM is work area of boot program. Don't transfer program data in this work area.

Figure 3.12.1 shows an example of how to connect the programming controller and the target board (when ROM has 16-bit data bus).




Figure 3.13.1 Example for Connecting Units for On-board Programming

(2) Mode setting

To execute on-board programming, start the TMP91C829 in multi boot mode. Settings necessary to start up in multi boot mode are shown below.




After setting the \overline{BOOT} pin each to the above conditions and a \overline{RESET} , the TMP91C829 start up in multi boot mode.

(3) Memory map

Figure 3.12.2 shows memory maps for multi chip and multi boot modes. When start up in multi boot mode, internal boot ROM is mapped in FFF800H address, the boot program starts up.

When start up in multi chip mode, internal boot ROM is mapped in 1F800H address, it can be made to operate arbitrarily by the user. Program/starting address is 1F800H.



(4) SIO interface specifications

The following shows the SIO communication format in multi boot mode.

Before on-board programming can be executed, the communication format on the programming controller side must also be setup in the same way as for the TMP91C829.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 3.13.3.

Serial transfer mode: UART (Asynchronous communication) mode,

full-duplex communication.

Data length: 8 bits.
Parity bit: None.
STOP bit: 1 bit.

Handshake: Microcontroller (P83) → Programming controller.

Baud rate (Default): 9600 bps.

(5) SIO data transfer format

Table 3.13.1 through 3.13.6 show supported frequencies, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data store location, respectively.

Also refer to the description of boot program operation in the latter pages of this manual as you read these tables.

Table 3.13.1 Supported Frequencies

		3					_		
16.000 MHz	20.000 MHz	22.579 MHz	<u>\</u> 2	5.000 MHz	/	32.000 MI	Hz)	33.868 MHz	36.000 MHz

Table 3.13.2 Transfer Format

	Number of Bytes Transferred	Transfer Data from Controller to TMP91C829	Baud Rate	Transfer Data from TMP91C829 to Controller
Boot	1st byte	Matching data (5AH)	9600 bps	- (Frequency measurement and baud
ROM			7/^	rate auto set)
	2nd byte		9600 bps	OK: Echo back data (5AH)
				Error: Nothing transmitted
	3rd byte	- \	9600 bps	Version management information
	: ^ ^	, , ,		(See Table 3.13.5)
	6th byte	\rightarrow		
	7th byte	\bigcirc) \bigcirc	9600 bps	Frequency information (See Table 3.13.6)
	8th byte	Baud rate modification command	9600 bps	_
	9th byte	(See Table 3.13.3)	9600 bps	OK: Echo back data
		- \		Error: Error code X 3
	10th byte	User program	Changed new baud rate	Error: Operation stop by checksum error
		extended Intel Hex format (Binary)		
	n'th – 4 byte	~ \		
	n'th - 3 byte	_	Changed new baud rate	OK: SUM (High)
				(See (6) (iii) Notes on SUM)
	n'th – 2 byte		Changed new baud rate	OK: SUM (Low)
	n'th – 1 byte	User program start command (C0H)	Changed new baud rate	_
		(See Table 3.13.4)	Changed new baud rate	OK: Echo back data (C0H)
	n'th byte	_		Error: Error code X 3
RAM	_	JUMP to user program start address		

Error code X 3 means sending an error code three times. Example, when error code is 62H, TMP91C829 sends 62H three times. About error code, see (6)(b) Error code.

Table 3.13.3 Baud Rate Modification Command

Baud Rate (bps)	9600	19200	38400	57600	115200
Modification Command	28H	18H	07H	06H	03H

Table 3.13.4 Operation Command

Operation Command	Operation	
СОН	Start user program	

Table 3.13.5 Version Management Information

Version Information	ASCII code		($\sqrt{}$	/	5)	
FRM1	46H, 52H, 4DH, 31H	>/	/	/				

Table 3.13.6 Frequency Measurement Result Data

Frequency of Resonator (MHz)	16.000	20.000	22.579	25.000 32.000	33.868 36.000
1000H (RAM store address)	00H	01H	02H	03H 04H	05H 06H

(6) Description of SIO boot program operation

When you start the TMP91C829 in multi BOOT mode, the boot program starts up. The boot program provides the RAM loader function described below.

RAM loader

The RAM loader transfers the data sent from the controller in extended Intel Hex format into the internal RAM. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. The execution start address is the first address received. This RAM loader function provides the user's own way to control on-board programming

To execute on board programming in the user program, you need to use the flash memory command sequence to be connected. (Must be matched to the flash memory addresses in multi boot mode.)

a Operational procedure of RAM loader

- 1. Connect the serial cable. Make sure to perform connection before resetting the microcontroller.
- 2) Set the BOOT pin to "boot" and reset the microcontroller.
- 3. The receive data in the 1st byte is the matching data. When the boot program starts in multi-boot mode, it goes to a state in which it waits for the matching data to receive. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
- 4. The 2nd byte is used to echo back 5AH to the controller upon completion of the automatic baud rate setting in the 1st byte. If the device fails in automatic baud rate setting, it goes to an idle state.
- 5. The 3rd byte through 6th byte are used to send the version management information of the boot program in ASCII code. The controller should check that the correct version of the boot program is used.

- The 7th byte is used to send information of the measured frequency.
 The controller should check that the frequency of the resonator is measured correctly.
- 7. The receive data in the 8th byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.13.3 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data (28H; 9600 bps). Baud rate modification becomes effective after the echo back transmission is completed.
- 8. The 9th byte is used to echo back the received data to the controller when the data received in the 8th byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
- 9. The received data in the 10th byte through n'th -4 byte is received as binary data in extended Intel Hex format. No received data is echoed back to the controller. The RAM loader processing routine ignores the received data until it receives the start mark (3AH for ":") in extended Intel Hex format. Nor does it send error code to the controller. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.
 - After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.
 - If a receive error or checksum error of extended Intel Hex format occurs, the device goes to an idle state without returning error code to the controller.
 - Because the RAM loader processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.
- 10. The n'th 3 byte and the n'th 2 byte are the SUM value that is sent to the controller in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM calculation is performed only when no write error, receive error, or extended Intel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the controller. The controller should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
- 11) After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the controller should send the user program start command to the n'th 1 byte. The user program start command is COH.
- 12. The n'th byte is used to echo back the user program start code to the controller. After sending the echo back to the controller, the stack pointer is set to 105FH and the boot program jumps to the first address that is received as data in extended Intel Hex format.
- 13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning three bytes of error code to the controller.

b. Error code

The boot program sends the processing status to the controller using various code. The error code is listed in the table below.

Table 3.13.7 Error Code

Error Code	Meaning of Error Code				
62H	Baud rate modification error occurred.				
64H	Operation command error occurred.				
A1H	Framing error in received data occurred.				
АЗН	Overrun error in received data occurred.				

^{*1:} When a receive error occurs when receiving the user program, the device does not send the error code to the controller.

c. Notes on SUM

1. Calculation method

SUM consists of byte + byte ... + byte, the sum of which is returned in word as the result. Namely, data is read out in byte and sum of which is calculated, with the result returned in word.

Example:

	ı
A1H	
B2H	
СЗН	
D4H	

If the data to be calculated consists of the four bytes shown to the left, SUM of the data is:

A1H + B2H + C3H + D4H = 02EAH SUM (HIGH) = 02H SUM (LOW) = EAH

2. Calculation data

The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.

d. Notes on extended Intel Hex format (Binary)


After receiving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3AH.

- 2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two byes of data to be received (Upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
- 3. It becomes the cause of incorrect operation to write to areas out of device's internal RAM. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000H.
- 4. Always make sure the first record type is an extended record. Because the initial value of the address pointer is 00H.

^{*2:} After sending the error code, the device goes to an idle state.

5. Transmit a user program not by the ASCII code but by binary. However, start mark ":" is 3AH (ASCII code).

Example: Transmit data in the case of writing in 16-byte data from address 1060H



e. Error when receiving user program

If the following errors occur in extended Intel Hex format when receiving the user program, the device goes to an idle state.

- When the record type is not 00H, 01H, 02H
- When a checksum error occurs
- f. Error between frequency measurement and baud rate

The boot program measures the resonator frequency when receiving matching data. If an error is under 3%, the boot program decides on that frequency. Since there is an overlap between the margin of 3% for 32.000 MHz and 33.868 MHz, the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. Each baud rate includes a set error shown in Table 3.13.8. For example, in the case of 20.000 MHz and 9600 bps, the baud rate is actually set at 9615.38 bps with an error of 0.2%. To establish communication, the sum of the baud rate set error shown in Table 3.13.8 and the frequency error need to be under 3%.

>Table 3.13.8 Set Error of Each Baud Rate (%)

	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps
16.000 MHz	0.2	0.2	0.2	-0.6	-0.8
20.000 MHz	0.2	0.2	0.2	-0.2	0.9
22.579 MHz	0	0.7	0	0	0
25.000 MHz	-0.2	0.5	-0.1	0.5	0.5
32.000 MHz	0.1	0.2	0.2	0	0.6
33.868 MHz	0.2	0.2	0.2	0	0.7
36.000 MHz	0.2	0.2	-0.7	0.2	0.2

(7) Ports setup of the boot program

Only ports shown in Table 3.13.9 are setup in the boot program. At the time of boot program use, be careful of the influence on a user system. Do not use $\overline{\text{CS0}}$ space and P60 in the system which uses the boot program.

Other ports are not setting up, and are the reset state or the state of boot program starting.


Table 3.13.9	Ports Setting	List
--------------	---------------	------

Ports	Function	Input/output	High/low	Notes
P60	CS0	Output	-	CS0 space is 20000H to 201FFH.
P61	Port	Output	-	
P62	Port	Output	High	
P63	Port	Output	-	
P80	Port	Input	High	Not open-drain port.
				This port becomes TXD0 after matching data reception.
P81	RXD0	Input	High	
P82	Port	Input	_	(7/4)
P83	Port	Input	Low	This port is set as the output and becomes RTS0 after
				matching data reception.
P84	Port	Input	_	
P85	Port	Input	_ <	
P86	Port	Input	- (
P87	Port	Input	(\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

^{-:} Un-setting up

(8) Setting method of microcontroller peripherals.

Although P83 has the RTS0 function, it is initially in a high-impedance state and not set as RTS0. To establish serial communication, attach a pull-down resistor to P83.



4. Electrical Characteristics


4.1 Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage (5 V)	HVcc	-0.5 to 5.75	<i>\</i>
Power supply voltage (3 V)	LVcc	-0.5 to 4.0	V
Input voltage	VIN	-0.5 to Vcc + 0.5	\bigvee
Output current (Per pin)	IOL	2	<u></u>
Output current (Per pin)	IOH	√2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \)) ^
Output current (Total)	ΣΙΟL	80	mA mA
Output current (Total)	ΣΙΟΗ	-80	
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	
Storage temperature	TSTG	-65 to 150	<-d
Operating temperature	TOPR	-20 to 70	\mathcal{L}

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

Solderability of lead free products

	7	
Test parameter	Test condition	Note
Solderability	 (1) Use of Sn-37Pb solder Bath Solder bath temperature =230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature =245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free) 	Pass: solderability rate until forming ≥ 95%



4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
(A\	wer supply voltage (5 V) Vcc = HVcc) Vss = DVss = 0 V)	HVCC	fc = 10 to 36 MHz	4.75		5.25	V
Po	wer supply voltage (3 V)	LVCC	fc = 10 to 36 MHz	3.0		3.6	V
	D0 to D7, P10 to P17 (D8 to D15)	HV _{IL}				0.8	
age	Other ports	V_{IL1}			~ (C	0.3 HVcc	
Input low volta	Other ports RESET, NMI P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V _{IL2}		-0.3		0.25 HVcc	
	AM0, AM1	V _{IL3}		4	$\mathcal{A}(\mathcal{A})$	0.3	
	X1	V_{IL4}				0.2 LVcc	.,
	D0 to D7, P10 to P17 (D8 to D15)	V _{IH}		2.2			V
age	Other ports	V _{IH1}		0.7 HVcc		~~~	
nput low voltage	RESET , NMI P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V _{IH2}	(0.75 HVcc		HVcc + 0.3	
ī	AM0, AM1	V _{IH3}		HVcc - 0.3			
	X1	V _{IH4}	4()	0.8 LVcc		LVcc + 0.3	1
	tput low voltage	V _{OL}	IOL = 1.6 mA	0.0 EVCC		0.45	
	tput high voltage	VOH	IOH = -400 μA	4.2		0.40	V
	out leakage current	ILI	ΙΟΙ (ΙΟΟ μ.) Ι	0.02	±5	0.0 ≤ VIN ≤ HVcc	μА
	tput leakage current	ILO		0.05	±10	0.2 ≤ VIN ≤ HVcc – 0.2	
Ро	wer down voltage STOP, RAM back up)	VSTOP	2.0		3.6	VIL2 = 0.2 HVcc, V IH2 = 0.8 HVcc	V
RE	SET pull-up resistor	-RRST	/)) 40		200	HVcc = 5 V ± 5%	kΩ
Pir	capacitance	ÇIO		(C/A)	10	fc = 1 MHz	pF
	hmitt width ESET, NMI, INTO to INT5	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0.4	1.0			٧
	ogrammable pull-up	RKH	40		200	HVcc = 5 V ± 5%	kΩ
NC	DRMAL (Note 2)	Cc		>	40	$\begin{aligned} \text{HVcc} &= 5 \text{ V} \pm 5\% \\ \text{LVcc} &= 3.0 \text{ to } 3.6 \text{ V} \\ \text{fc} &= 36 \text{ MHz} \end{aligned}$	mA
IDI	_E2				20]
IDI	,E1	\bigcirc			14		
sť	OP \		>		100	$HVcc = 5 \text{ V} \pm 5\%$ $LVcc = 3.0 \text{ to } 3.6 \text{ V}$ $Ta \le 70^{\circ}\text{C}$	μА

Note 1: Typical values are for when Ta = 25°C, HVcc = 5.0 V and LVcc = 3.3 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL):

All functions are operational; output pins are open and input pins are fixed.

4.3 AC Characteristics

(1) $HVcc = 5.0 V \pm 5\%$, LVcc = 3.0 to 3.6 V

No.	Parameter	Symbol	Variable		f _{FPH} = 36 MHz		Unit
NO.	raiailletei	Symbol	Min	Max	∠Min	Max	Offic
1	f _{FPH} period (= x)	t _{FPH}	27.6	100	27.6		ns
2	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{AC}	x – 26		1.6	/	ns
3	$\overline{\text{RD}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	tCAR	0.5x -13.8		0.0)`	ns
4	$\overline{\text{WR}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CAW}	x – 13	. (14.6		ns
5	A0 to A23 valid \rightarrow D0 to D15 input	t _{AD}		3.5x - 40		56.6	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2.5x - 34)	35.0	ns
7	RD low width	t _{RR}	2.5x - 25		44.0		ns
8	$\overline{\text{RD}} \text{ rise} \rightarrow \text{D0 to D15 hold}$	t _{HR}	0		0		ns
9	WR low width	t _{WW}	2.0x - 25		30.2		ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	1.5x - 35		6.4		ns
11	$\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold} ^{\text{(1+N) waits}}$	t _{WD}	x - 25		2.6		ns
12	A0 to A23 valid $\rightarrow \overline{WAIT}$ input (1+N) waits	t _{AW}		3.5x - 60	0.0	36.6	ns
13	$\overline{\text{RD}} / \overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold}$	t _{CW}	2.5x + 0		69.0	70/	ns
14	A0 to A23 valid → Port input	t _{APH}		3.5x – 76		20.6	ns
15	A0 to A23 valid → Port hold	t _{APH2}	3.5x		96.6		ns
16	A0 to A23 valid → Port valid	t _{APO}		3.5x + 60		156.6	ns

AC measuring conditions

Output level: High = 2.2 V, Low = 0.8 Vcc, CL = 50 pF


Input level: High = 2.4 V, Low = 0.45 V (D0 to D15)

High 0.8 Vcc, Low 0.2 Vcc (except D0 to D15)

Note: Symbol "x" in the above table means the period of clock "f_{FPH}", it's half period of the system clock "f_{SYS}" for CPU core. The period of f_{FPH} depends on the clock gear setting.




(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as RD and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as WR and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.




4.4 AD Conversion Characteristics

AVcc = HVcc, AVss = Vss

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	VREFH	HV _{CC} – 0.2 V	HV _{CC}	HV _{CC}	
Analog reference voltage (-)	VREFL	DV _{SS}	DV _{SS}	DVss + 0.2 V	V
Analog input voltage range	VAIN	V_{REFL}		VREFH	
Analog current for analog					
Reference voltage	IREF		0.85	1.20	mA
<vrefon> = 1</vrefon>	(VREFL = 0V)			/))	
<vrefon> = 0</vrefon>			0,02	5.0	μА
Error (Not including quantizing errors)	_		±1.0	± 4.0	LSB

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]



4.5 Serial Channel Timing (I/O internal mode)

Note: Symbol "x" in the above table means the period of clock "f_{FPH}", it's half period of the system clock "f_{SYS}" for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) SCLK input mode

Parameter	Symbol	Variable		36 MHz (Note	e) Unit
		Min	Max//	Min Max	(
SCLK period	tscy	16X		0.44	μS
Output data \rightarrow SCLK rising/falling edge*	toss	t _{SCY} /2 - 4X - 85		25	ns
SCLK rising/falling edge* \rightarrow Output data hold	tons	t _{SCY} /2 + 2X + 0		276	ns
SCLK rising/falling edge* \rightarrow Input data hold	tHSR	3X + 10		92	ns
SCLK rising/falling edge* \rightarrow Valid data input	tSRD	<1	t _{SCY} - 0	440	ns
Valid data input \rightarrow SCLK rising/falling edge*	t _{RDS}	0	\rightarrow	0	ns

*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.


Note: at $t_{SCY} = 16X$

(2) SCLK output mode

Parameter	Symbol	Variable		36 MHz (Note)		Unit
		Min	Max	Min	Max	
SCLK period (Programable)	tscy	16X	8192X	0.44		μS
Output data → SCLK rising/falling edge*	toss	t _{SCY} /2 - 40		180		ns
SCLK rising/falling edge* → Output data hold	tons.	tscy/2 - 40		180		ns
SCLK rising/falling edge* → Input data hold	tHSR	(Q)		0		ns
SCLK rising/falling edge* → ∀alid data input	tSRD		t _{SCY} /2 - 1X - 90		324	ns
Valid data input → SCLK rising/falling edge*	t _{RDS}	(//1x)+ 90		117		ns

*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.



4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1)

Parameter	Symbol	Vari	36 MHz		Unit	
Faranielei	Symbol	Min	Max	Min	Max	Offic
Clock perild	t _{VCK}	8X + 100	^	320		ns
Clock low level width	t _{VCKL}	4X + 40		150		ns
Clock high level width	tvckh	4X + 40		150		ns

Note: Symbol "x" in the above table means the period of clock " f_{FPH} ", it's half period of the system clock " f_{SYS} " for CPU core. The period of f_{FPH} depends on the clock gear setting .


4.7 Interrupts

Note: Symbol "x" in the above table means the period of clock "f_{FPH}", it's half period of the system clock "f_{SYS}" for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) $\overline{\text{NMI}}$, INT0 to INT5 interrupts

Parameter	Symbol		able 36 MHz			Unit
Falanetei	Symbol	Min	Max	Min	Max	Offic
NMI , INT0 to INT5 low level width	TINTAL	4X + 40		150		ns
NMI, INTO to INT5 high level width	(TINTAH	4X + 40		150		ns

4.8 Bus Request/Bus Acknowledge



Parameter	Symbol	riable	fFPH =	B6 MHz	Unit
	Min	Max	Min	Max	
Output buffer to BUSAK low	t _{ABA}	80	(0/	80	ns
BUSAK high to output buffer on	t _{BAA} 0	80	0	80	ns

Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low.


The bus will only be released when BUSRQ goes low while WAIT is high.

Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.

Just after the bus is released the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.



5. Table of SFRs

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O port
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) 8-bit timer
- (7) 16-bit timer
- (8) UART/serial channel
- (9) AD converter
- (10) Watchdog timer
- (11) Multi vector controller

Table layout

Symbol	Name	Address 7 6	1 0 (// 5)	
			Bít symbol Read/Write Initial value Remarks	Э

Note: "Prohibit RMW" in the a table means that you cannot use RMW instructions on these register.

Example: When setting bit only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1).

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS,

SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC,

RL, RR, SLA, SRA, SLL, SRL, RLD, and RRD instruction are

read modify-write instructions.)

R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 Address Map SFRs

[1] PORT

Address	Name	ΙГ	Address	Name		Address	Name
0000H		 	0010H	P5CR		0020H	
1H	P1		1H	P5FC		1H	
2H			2H			2H	
3H	DACD		3H			3H	
4H 5H	P1CR			P6CR P6FC		4H 5H	
6H	P2			P7CR		(6H	
7H	1 2			P7FC		ZH.)
8H				P8		8H	
	P2FC		9H			(\ / \ 9H	
AH				P8CR		AH	
BH				P8FC		BH	
CH				P9CR) > CH	
	P5			P9FC		O) DH	
EH			EH	PA		EH	ODE
FH			FH		1) FH	ODE
							Ω
A .1.1.	NI-			(7)	\\\\\	. (
Address	Name			\\))	\Diamond (200
0070H 1H							3(//
2H				7()			
3H							\
4H)
5H							
6H				1(//)	((// <	
7H			.((\\ \ \			
8H			4				
9H AH					. \		
ВН				\ \)	
CH)			
DH	PZ		\supset	^			
	PZCR	((
FH	PZFC						
					>		
		$((//\langle \cdot \rangle))$					
[2] INTC		\setminus \setminus \setminus \setminus \setminus	/				
Address	Name		Address	Name		Address	Name
0080H	DMA0V	7	H0000				INTETC01
1H	DMA1V		1H	INTE12		1H	INTETC23
	DMA2V	\supset		INTE34		2H	
	DMA3V			INTE5		3H	
4H	> < .		4H	INTETACA		4H	
5H				INTETA01 INTETA23		5H 6H	
6H 7H		^	7H	INTETA23 INTETA45		6H 7H	
	INTCLR		8H	1141L1/1 4 5		8H	
419			1 1 1	INTETB0		9H	
	DMAB	((AH			AH	
BH		\checkmark		INTETB0V		ВН	
				INTES0		CH	
	UMC1			INTES1		DH	
EH	V	~	EH				MVEC0
FH			FH	i l		FH	MVEC1

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

[3] CS/WAIT


Address	Name
00C0H	B0CS
1H	B1CS
2H	B2CS
3H	B3CS
4H	
5H	
6H	
7H	BEXCS
8H	MSAR0
9H	MAMR0
AH	MSAR1
BH	MAMR1
CH	MSAR2
DH	MAMR2
EH	MSAR3
FH	MAMR3

[4] CGEAR, DFM

	Address	Name	
	00E0H	SYSCR0	
	1H	SYSCR1	
	2H	SYSCR2	
	3H	EMCCR0	
	4H	EMCCR1	
	5H		
	6H		
	7H		
	8H		
	9H		
	AH		
	BH		
	CH		\
	DH		
	EH		
	FH		
,			>

[5] TMRA

[5] IMRA			
Address	Name		
0100H	TA01RUN		
1H			
2H	TA0REG		
3H	TA1REG		
4H	TA01MOD		
5H	TA1FFCR		
6H			
7H			
8H	TA23RUN		
9H			
AH	TA2REG		
BH	TA3REG		
CH	TA23MOD		
DH	TA3FFCR		
EH			
FH			



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

[6] TMRB


Address	Name
0180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	
5H	
6H	
7H	
8H	TB0RG0L
9H	TB0RG0H
AH	TB0RG1L
BH	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

[7] UART/SIO

Address	Name
0200H	SC0BUF
1H	SC0CR
2H	SC0MOD0
3H	BR0CR
4H	BR0ADD
5H	SC0MOD1
6H	
7H	
8H	SC1BUF
9H	SC1CR
AH	SC1MOD0
BH	BR1CR 🔷 🗸
CH	BR1ADD
DH	SC1MOD1
EH	
FH	


[8] 10-Bit ADC

[8] 10-Bit ADC	
Address	Name
02A0H	ADREG04L
1H	ADREG04H
2H	ADREG15L
3H	ADREG15H
4H	ADREG26L
5H	ADREG26H
6H	ADREG37L
7H	ADREG37H
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

[9] WDT



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	01H				R	/W			
				Data	from externa	ıl port (Outpu	ut latch registe	er is cleared t	o 0.)	
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	06H			•	R.	/W			•
			1	1	1	1	1		1	1
				P56	P55	P54	P53	7		
					R/\	N*				
P5	Port 5	0DH			ernal port (Out					
					latch register		/ _ \			
				1(Output	latch register): Pull-up res		P		
DC	David C	4011					P63	P62	P61	P60
P6	Port 6	12H						R/		1
					D75	D74	770	0 (P72 \	P71	1
P7	Port 7	13H			P75	P74	P73 R/		PN	P70
1 /	1 011 7	1311			Da	ta from exter	rnal port (Out	\hookrightarrow	eter ic cet to	1)
			P87	P86	P85	P84	P83	P82	981	P80
			101	1 00	1 100		/W /	7)	1 00
P8	Port 8	18H		Da	ta from exter		tput latch regi	ster is set to	1.)	
					_		ull-up resistor	/	,	
						*	ull-up resistør	/ / \		
				P96 _	P95	P94	P93	<i>></i>		P90
					R/	w				R/W
										Data from
P9	Port 9	19H			Data from e	xternal port				external port
				/(Ou	tput latch reg	•	ວ 1.)			(Output latch
				$((\))$						register is set
			PA7	PA6	PA5 <	PA4	PA3	PA2	PA1	to 1.) PA0
PA	Port A	1EH	FAI	PAO	I FAS (_ 4 /	<u>PA3 </u>	FAZ	FAI	FAU
1.7	TOILA		7	//	$\overline{(\alpha)}$	/ ^				
		4	1	$\overline{}$		pala nom e	external port PZ3	PZ2		
							P23 R/			
PZ	Port Z	7DH		(=						
	^	\wedge						external port h register is		
		F. < ,					set to 1.)	ii iogistei 18		

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Port 1	04H					V			
P1CR	control	(Prohibit	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
		RMW)					1: Output	^		
			P27F	P26F	P25F	P24F	P23F	R22F	P21F	P20F
D. = 0	Port 2	09H			l .	•	V			l .
P2FC	function	(Prohibit	1	1	1	1	1	(4)	1	1
		RMW)		•	0: Pc	ort 1: Address	bus (A23 to	A16)	7	
				P56C	P55C	P54C		7/A_		
	Port 5	10H			V	V	7//			
P5CR	control	(Prohibit		0	0	0	0			
		RMW)			0: Input	•)		
				P56F		P54F (P53F			
	D- 15	11H		W		V			4/7	
P5FC	Port 5	(Prohibit		0		0	0			
	function	RMW)		0: Port		0: Port/	0; Port			
				1: INT0		1: BUSAK	1: BUSRQ		$\mathcal{I}(\mathcal{I}(\mathcal{I}(\mathcal{I}(\mathcal{I}(\mathcal{I}(\mathcal{I}(\mathcal{I}($	
					7		P63F	P62F	P61F	P60F
	David O	15H			4		(V	
P6FC	Port 6 function	(Prohibit				1	0	(0)	0	0
	Turiction	RMW)				\rightarrow	0: Port	0: Port	0: Port	0: Port
					7 /	>	1: CS3	1): CS2	1: CS1	1: CS0
		4011		/	P75C	P74C	P73C	P72C	P71C	P70C
P7CR	Port 7	16H (Prohibit						V		
PICK	control	RMW)		4	V 9	0	0)	0	0	0
		T (WIVV)))	· ·	/0 : In	put 1 : Outp	out	
				P72F2	P75F	₽74F	P73F	P72F1	P71F	P70F
	Port 7	17H		(w)	W	W	W	W	W	W
P7FC	function	(Prohibit		0	0	101	0	0	0	0
		RMW)	((//	0. Port	0: Port <	0: Port	0: Port	0: Port	0: Port	0: Port
			P87C	1) INT2 P86C	1: INT4 P85C//	1: TA50UT \P84C	P83C	P82C	1: TA1OUT P81C	1: INT1 P80C
	Port 8	1AH	1010	, 1000	1 430/		N	1 020	1010	1 1000
P8CR	control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		(-	7	0: Input	1: Output			
	^	^	P87F	P86F		P84F	P83F	P82F		P80F
	Port 8	/́вн ,	W	W	\	W	W	W		W
P8FC	function	(Prohibit) 0	<u>_0</u>		0	0	0		0
	Turiculou	RMW)	0: Port	0: Rort		0: Port	0: Port	0: Port		0: Port
(/ //		1: STS1	1: SCLK1		1: TXD1	1: STS0	1: SCLK0		1: TXD0

I/O port control (2/2)

		rt contro	01 (4/4)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
				P96C	P95C	P94C	P93C			P90C
	Port 9	1CH			V	V				W
P9CR	control	(Prohibit		0	0	0	0			0
	CONTROL	RMW)			0.11	4.0.0.0				0: Input
					0: Input	1: Output				1: Output
				P96F	P95F			\int_{0}^{∞}		P90F
	Port 9	1DH		W	W			J £		W
P9FC	function	(Prohibit		0	0			J		0
	Turiction	RMW)		0: Port	0: Port			77/		0: Port
				1: TB0OUT1	1: TB0OUT0			(/))		1: INT5
		7511					PZ3C	PZ2C		
D70D	Port Z	7EH						V)		
PZCR	control	(Prohibit						0		
		RMW)					0: Input	1: Output		
								PZ2F	4/2	
		7FH					—	w	1	
PZFC	Port Z	(Prohibit				447		0		
	function	RMW)						0: Port	//n) \	
					(1: HWR	70//	
						ODE84				ODE80
	Serial	2FH			74	W				W
ODE	open drain	(Prohibit				> 0	S			0
		RMW)			7	7: P84ODE	(77			1: P80ODE
	l	l		^		// /	1	//	l	55552
				<						
							/ /			

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	AD			IN ⁻	ТО	
	Interrupt		IADC	IADM2	IADM1	IADM0	I0C	I0M2	IOM1	IOMO
INTE0AD	enable	90H	R		R/W		R		R/W	
	0 & AD		0	0	0	0	0	0	0	0
			1: INTAD	Inte	rrpt request l	evel	1: INT0	Inte	rrpt request le	evel
	Latamont			IN	T2			IN.	T1	
	Interrupt		I2C	I2M2	I2M1	I2M0	I1C	(I1M2	√ I1M1	I1M0
INTE12	enable 2/1	91H	R		R/W		R		R/W	
	2/ 1		0	0	0	0	_ 0 ((7/ <o,< td=""><td>0</td><td>0</td></o,<>	0	0
			1: INT2	Inter	rupt request	level	1: INT1	() Inter	rrpt request le	evel
	Latamonat			IN	T4			IN	T3	
	Interrupt		I4C	I4M2	I4M1	I4M0	(I3C	I3M2	I3M1	I3M0
INTE34	enable 4/3	92H	R		R/W		R	/	R/W	
	4/3		0	0	0	0 📈	9	0	(0)	0
			1: INT4	Inter	rupt request	level	1: INT3	Inte	rrpt request le	evel
						4	$\overline{}$	(IN	T,5 \	
	Interrupt					THE STATE OF THE S)) I5C <) I5M2) /15M1	15M0
INTE5	enable 5	93H					R	7	R/W	
					7		0	\bigcirc 0	0	0
					\mathcal{A}		1: INT5(Inter	rrpt request le	evel
	Interrupt			INTTA1	(TMRA1)) OATTAU	TMRA0)	
	enable		ITA1C	ITA1M2	ITA1M1	TA1M0	ITAQC /	/\TA0M2	ITA0M1	ITA0M0
INTETA01	timer A	95H	R		R/W	>	RV/))	R/W	
	1/0		0	0 <	(0)	0/	Q	0	0	0
	., 0		1: INTTA1		rrpt request l	evel 🗸 🛴	1: INTTAO	Inte	rrpt request le	evel
	Interrupt			- 1 1	(TMRA3)			INTTA2 (TMRA2)	1
	enable		ITA3C	ITA3M2	Јутазм1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	timer A	96H	R		R/W	\wedge	Ř		R/W	1
	3/2		0	(0)	0	0	0	0	0	0
			1: INTTA3	}	rrpt request I	eve	1: INTTA2		rrpt request lo	evel
	Interrupt		_ ((//	/ INTTA5	·			INTTA4 (<u> </u>	
INTETA45	enable	07/1	TASC/	/ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	timer A	97H/) R		R/W//))	R		R/W	_
	5/4		(O)	0	0	0	0	0	0	0
			1: INTTA5	ζ	rrpt request I	evel	1: INTTA4		rrpt request le	evel
	Interrupt		ITD040	/ /	(TMRB0)	ITDOANG	ITDOOO	INTTB00	i` ′	ITDOOMO
INTETB0	enable 🔷	99H ,	ITB01C R	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTERBO	timer B0 <	990	0	(0	R/W 0	0	R 0	0	R/W 0	0
			1: INTTB01	A	rrpt request I		1: INTTB00		rrpt request le	
			1. 1141 1001		pr. request I			TTBOF0 (TM		i
	Interrupt		\rightarrow	17/2			ITF0C	ITF0M2	ITF0M1	ITF0M0
INTETBOV	enable	9BH	Hatt				R	I I I UIVIZ	R/W	TTT UIVIU
	timer Bu	, , , , , , , , , , , , , , , , , , , ,					0	0	0	0
	(overflow)						1: INTTBOF0		rrpt request le	

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	TX0			INT	RX0	
	Interrupt		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	enable	9CH	R		R/W		R		R/W	
	serial 0		0	0	0	0	0	0	0	0
			1: INTTX0	Inte	rrpt request l	evel	1: INTRX0 °	Inte	rrpt request l	evel
				INT	TX1			INTE	RX1	
	Interrupt		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	enable	9DH	R		R/W		R		R/W	
	serial 1		0	0	0	0		// (γ	0	0
			1: INTTX1	Inte	rrpt request l	evel	1: INTRX1	Inte	rrpt request l	evel
	Intorrunt			INT	TC1			INT	TC0	
INTETC01	Interrupt enable	A0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	(tcoc)	TC0M2	ITC0M1	ITC0M0
INTLICOT	TC0/1	AULI	R		R/W	6	R		R/W	
	100/1		0	0	0	0 0/	0	0 📈	0	0
	Intorrunt			INT	TC3			(TC2M0		
INTETC23	Interrupt enable	A1H	ITC3C	ITC3M2	ITC3M1	ITC3Mo^	TC2C	ITC2M2	ITC2M1	ITC2M0
IIVILIG23	TC2/3	AIR	R		R/W	\vee	R 🛇		R/W	
	2		0	0	0	$\Big)_{0}$	0	0	<u>//o</u>	0

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Name	Audiess								
	DMA 0				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	request	80H					R/			
	vector				0	0	0	0	0	0
						ı	DMA0 sta	r \	ı	_
	DMA 1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	request	81H				1	R/	W	4	1
2	vector	0			0	0	0	(0)	0	0
							DMA1 sta	art vector		
	DMA 2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V		82H					Ř/	w/)		
DIVIAZV	request vector	82H			0	0	0	0	0	0
	vector						DMA2 sta	rt vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
	DMA 3					7(R/	•		•
DMA3V	request	83H			0	0	0	0 0	0	0
	vector					(0)/	DMA3 sta	- 16		
					CLRV5	CLRV4	CLRV3	CLRV2	ØLRV1	CLRV0
	Interrupt	88H			OLITO	OLIV W	V	7	1 ///	OLITTO
INTCLR	clear	(Prohibit			0 (()	0 /		0	0
	control	RMW)			1		- //	by writing to		
	DMA				Clear	ntetrupt requ		//		ı
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H		\rightarrow	<u> </u>		R/W/	R/W	R/W	R/W
	request			\		\rightarrow	0	0	0	0
	register						7 1	: DMA reque		ı
	DMA				12		DMAB3	DMAB2	DMAB1	DMAB0
DMAB	burst	8AH					R/W	R/W	R/W	R/W
	request				/		∨0	0	0	0
	register		(1:	DMA request	t on burst mo	de
			- \	12EDGE	I2LE 〈	NEDGE	I1LE	I0EDGE	IOLE	NMIREE
			W(\(\gamma\)	\sim W	w <	W	W	W	W	W
	Interrupt	8CH	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \)) o	0	70	0	0	0	0
IIMC0	input		Always	INT2 edge	INT2 (//	ÎNT1 edge	INT1	INT0 edge	INT0	1: NMI
	mode	(Prohibit	write "0".	0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	operation
	control 0	RMW)		1: Falling	1: Level	1: Falling	1: Level	1: Falling	1: Level	even on
		Ì								NMI rising
	^	\wedge	*							edge
				15EDGE	J5LE	I4EDGE	I4LE	I3EDGE	I3LE	
	Interres	007		W	W	W	W	W	W	
	Interrupt	8DH		Q (0	0	0	0	0	0	
IIMC1 <	input mode	(D)		INT5	INT5	INT4	INT4	INT3	INT3	
	control 1	(Prohibit	\rightarrow ((edge	0: Edge	edge	0: Edge	edge	0: Edge	
	COTTROL	RMW)		0: Rising	1: Level	0: Rising	1: Level	0: Rising	1: Level	
			7	1: Falling		1: Falling		1: Falling		
	//	•	//		•		•		•	•

(4) Chip select/wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0		
	Block 0	0011	W		W	W	W	W	W	W		
	CS/WAIT	C0H	0		0	0	0	0	0	0		
B0CS	control	(Prohibit	0: Disable		00: ROM/SR	AM	Data bus	000: 2 waits				
	register	RMW)	1: Enable		01:		width	001: 1 wait				
		T ((VIVV)			10: Res	served	0: 16 bits	010: (1 + N)	waits 1xx: F	Reserved		
					11: J		1: 8 bits	011: 0 waits				
			B1E		B1OM1	B1OM0	B1BUS	B1W2	∑ B1W1	B1W0		
	Block 1	C1H	W		W	W	W	\rightarrow	W	W		
5.00	CS/WAIT		0		0	0	0 (// 0	0	0		
B1CS	control	(Prohibit	0: Disable		00: ROM/SR	AM	Data bus	000: 2 waits				
	register	RMW)	1: Enable		01:		width	001: 1 wait				
						served	0: 16 bits	1	waits 1xx: F	Reserved		
			DOE	DOM	11: J	DOOMO	1: 8 bits	011: 0 waits	DOIMA	DOMO		
	.		B2E	B2M	B2OM1	B2OM0	B2BUS W	B2W2	B2W1	B2W0		
	Block 2	C2H	W	W 0	0 0	W	0 M ,	W <	1 W >	W		
B2CS	CS/WAIT		0: Disable	0: 16 M	00: ROM/SR	0	Data bus	0 (000: 2 waits	0	0		
B200	control	(Prohibit	1: Enable		00: KOW/SK	AIVI	width	000: 2 waits				
	register	RMW)	1. LIIADIE	space 1: Area	l I	served	0: 16 bits	A 71	waits 1xx. E	Peserved		
				setting	11:	01100	1: 8 bits	011: 0 waits	3W2 B3W1 B3V			
			B3E		ВЗОМ1	ВЗОМ0	B3BUS (B3W2		B3W0		
	Block 3		W	$\left \right $	W	W	W	W	W	W		
	CS/WAIT	СЗН	0	//	(0)	> 0	0	7 \ 0	0	0		
B3CS	control	(Prohibit	0: Disable		00: ROM/SR	AM	Data bus	000: 2 waits	1			
	register	RMW)	1: Enable	^	01:		width	001: 1 wait				
		TXIVIVV)			10: Res	served (0: 16 bits	010: (1 + N)	waits 1xx: F	Reserved		
					M://		1: 8 bits	011: 0 waits				
				\mathcal{A}			BEXBUS	BEXW2	BEXW1	BEXW0		
	External	C7H			2	\nearrow	W	W	W	W		
551/00	CS/WAIT	0		A		7	0	0	0	0		
BEXCS	control	(Prohibit				165	Data bus	000: 2 waits				
	register	RMW)		\rightarrow	_		width	001: 1 wait				
						1	0: 16 bits	, ,	waits 1xx: F	Reserved		
	Moment	//	\$23	S22 ^	S21//	S20	1: 8 bits S19	011: 0 waits	S17	S16		
	Memory start		323	322	341/) S20 R/		S18	31 <i>1</i>	310		
MSAR0	address	C8H	1	1		1	1	1	1	1		
	register 0)					s A23 to A16	<u> </u>	1	ı		
	Memory	^	V20	V19	V18	V17	V16	V15	V14~9	V8		
	address	YZ	V 20	VIJ	V 10		W	V 10	v 1→~3	٧٥		
MAMR0	mask	_C9H/	1	$\langle \rangle$	1	1	1	1	1	1		
	register 0		<u>'</u>	M	CS0 Area siz		e to address		<u> </u>			
<	Memory))	S23 /	S22	S21	S20	S19	S18	S17	S16		
l `	start		\Diamond	1	,		W	, ,,,,		3.0		
MSAR1	address	CAH	((1))1	1	1	1	1	1	1		
/_	register 1	ľ	>.<				A23 to A16	· · · ·	<u>.</u>	: -		
	Memory		V21	V20	V19	V18	V17	V16	V15~9	V8		
	address	6511		7			W			. •		
MAMR1	mask	СВН	1	1	1	1	1	1	1			
	register 1				CS1area siz		e to address					
	•		•									

Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR2	start	ССН				R/	W			
WISAKZ	address	ССП	1	1	1	1	1	1	1	1
	register 2					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	V18 <	V17	V16	V15
MAMR2	address	CDH				R/	W	7		
WAWKZ	mask	CDH	1	1	1	1	1		1	1
	register 2				CS2 area s	ize 0: Enab	ole address c	omparsion /	,	
	Memory		S23	S22	S21	S20	S19/	S18	S17	S16
MSAR3	start	CEH				R/	M (()	/		
WISARS	address	CER	1	1	1	1	//	<i>√/</i> 1	1	1
	register 3					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	(V18)	V17	V16	V15
MAMR3	address	CFH				R/	W.			
WAWK3	mask	CFH	1	1	1	1 (1,	1 (\bigcirc 1	1
	register 3				CS3 area s	ize 0: Enab	le to address	comparsion		

(5) Clock gear

Symbol	Name	Address	7	6	5	4	3	2	1	0
			=	=	=	=	-	WUEF	PRCK1	PRCK0
				•		R	W	•		•
			1	0	1	0	0	0	0	0
			Always	Always	Always	Always	Always	Warm-up	Prscaler clo	ck seleciton
			write "1".	write "0".	write "1".	write "0".	write "0".	timer	00: f _{FPH}	
	System							0 Write:	01: Reserve	ed
SYSCR0	clock	E0H						Døn't care	10: fc/16	
	control							Write:	11: Reserve	ed
	register 0							Start timer		
							\sim (()	Read: End		
								warm-up Read:		
								Not end		
								warm-up		
								GEAR2	GEAR1	GEAR0
						- AT		R/		JE/1110
							0	1 🔿	0	0
							Always	High-freque	ncy gear val	
	System					$(\vee/)$	write "0".	(fc)		
	clock						`	000: fc	//))	
SYSCR1	control	E1H						001: fc/2	U	
	register 1							010: fc/4		
								011: fc/8		
						\supset		100: fc/16 /101: (Reser	avod)	
					$A(\ \ \)$			110: (Reser		
				λ				111: (Reser		
					WUPTM1	WUPTMO	HALTM1	HALTM0		DRVE
				R/W	R/W	R/W	R/W	R/W		R/W
	System			0)) 1	0	1	1		0
0)/0000	clock	5011		Always	Warming-up	time	00: Reserve	ed		1: Drive the
SYSCR2	control	E2H	(write "0"	00: Reserve		01: STOP m			pin in
	register 2		\		01: 2 ⁸ /input		10: IDLE1 n			STOP
					10: 2 ¹⁴ /input	frequency	11: IDLE2 n	node		mode
				())	11: 2 ¹⁶ /input	frequency				
		//	PROTECT	/	(+77)	\ -	-	EXTIN	-	-
			R	R/W	RW)) R/W	R/W	R/W	R/W	R/W
	EMC		(0	0		0	0	0	1	1
	control	E3H	Protection	Always	Always	Always	Always	1: fc is	Always	Always
	register 0	_	flag	write "0".	write "1".	write "0".	wirte "0".	external	write "1".	write "1".
		// .	0: OFF					clock.		
	4		1: ON	\wedge	~					
	EMC (M	Carata t	- # Jan 192	4511			
EMCCR1	1 /				tion is turned			thar than 15	_	
	register 1		~ (Krotec	uon is turned	on by writing	g any value o	mer than 1FF	٦.	

Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

1. CS/WAIT control
B0CS, B1CS, B2CS, B3CS, BEXCS,
MSAR0, MSAR1, MSAR2, MSAR3,
MAMR0, MAMR1, MAMR2, and MAMR3

2. Clock gear (Only EMCCR1 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0

(6) 8-bit timer (1/2)

(6-1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W				R/W	R/W	R/W	R/W
	8-bit		0				0	0	0	0
TA01RUN		100H	Double				IDLE2	&-bit timer r	un/stop contr	ol
	RUN		buffer				0: Stop	0: Stop a		
			0: Disable				1: Operate	1: Run (0	Count up)	
			1: Enable						<u> </u>	
	8-bit	102H				-	-	\rightarrow		
TA0REG	timer	(Prohibit					V ($\langle \rangle \rangle$		
	register 0	RMW)				Unde	efined			
	8-bit	103H				-	- (<u> </u>		
TA1REG	timer	(Prohibit				•	V \	<u> </u>		
	register 1	RMW)				Unde		,		
			TA01M1	TA01M0	PWM01	PWMQ0	TA1CLK1	TA1CLK0	TAOCLK1	TA0CLK0
	8-bit					R	W		// ,	I
	timer		0	0	0	(07)	\searrow_0	0	0	0
TA01MOD		104H	00: 8-bit time		00: Reserved	. \ / /	00: TA0TR	3 <u> </u>	00: TA0IN p	in
	CLK &		01: 16-bit tin		01: 2 ⁶ PWM	cycle	01: φT1	7	01: ¢T1	
	MODE		10: 8-bit PP	_	10: 2 ⁷ 11: 2 ⁸		10: φT16		10: øT4	
			11: 8-bit PW	IVI	11.2		11: _φ T256/	TA1FFC0	11: φT16 TA1FFIE	TA1FFIS
						$\overline{}$	_	W	R/	
	8-bit	105H			+	~	1(7/	1	0	0
TA1FFCR	timer				\sim	$\overline{}$	00: Invert T		1: TA1FF	0: TMRA0
	flip-flop	(Prohibit		4			01: Set TA1	/	invert	1: TMRA1
	control	RMW)				<<	10: Clear T.		enable	inversion
							11: Don't ca			
))		\V/			

(6-2) TMRA23

(6-2) TMF	RA23					\wedge				
Symbol	Name	Address	7	6))	5	4	3	2	1	0
			TA2RDE	<u> </u>		H	I2TA23	TA23PRUN	TA3RUN	TA2RUN
			R/W				R/W	R/W	R/W	R/W
	8-bit		\bigcirc \Diamond \bigcirc \bigcirc				0	0	0	0
TA23RUN		108H	Double	\wedge		5)	IDLE2		un/stop conti	rol
	RUN		buffer 7				0: Stop	0: Stop a		
			0: Disable				1: Operate	1: Run (C	count up)	
			1: Enable	/_						
	8-bit	10AH					-			
TA2REG	timer	(Prohibit	2		\rightarrow	·	V			
	register 0 ⁴	RMW)	/	>		Unde	efined			
	8-bit	10BH	7			-	-			
TA3REG(. / / /	(Prohibit RMW)					<u>V</u>			
	register 1	KWIVV)	\wedge (()	1		Unde	1	ī		1
(=		>	TA23M1 TA	23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
	8-bit						W	ı		1
T400M0D	timer	10CH	0	0	0	. 0	0	0	0	0
TA23MOD	source CLK &	шсп	00: 8-bit timer		00: Reserve		00: TA2TR0	3	00: Reserve	ed
	MODE		01: 16-bit timer		01: 2 ⁶ PWM 10: 2 ⁷	cycle	01: φT1		01: φT1	
	WODL		10: 8-bit PPG 11: 8-bit PWM		10: 2 11: 2 ⁸		10: φT16 11: φT256		10: φT4 11: φT16	
			11. O-DIL I WIVI		11.2		TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
		10DH		$\overline{}$		$\left \cdot \right $		/W		/W
	8-bit	10011		$\overline{}$		//	1	1	0	0
TA3FFCR	timer						00: Invert T		1: TA3FF	0: TMRA2
	flip-flop	(Prohibit					01: Set TA3	_	invert	1: TMRA3
	control	RMW)					10: Clear T		enable	inversion
							11: Don't ca	are		

8-bit timer (2/2)

(6-3) TMRA45

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN
			R/W				R/W	R/W	R/W	R/W
	8-bit		0				0	0	0	0
TA45RUN		110H	Double				IDLE2	8-bit timer ru	un/stop contr	ol
	RUN		buffer				0: Stop	0: Stop and		
			0: Disable				1: Operate	1 Run (Cou	int up)	
			1: Enable							
	8-bit	112H				-	- ((7/^		
TA4REG		(Prohibit				'	W///	$\langle \mathcal{L} \rangle$		
	register 0	RMW)				Unde	efined			
	8-bit	113H				-	- ()			
TA5REG		(Prohibit					W C	/		
	register 1	RMW)				241	efined	^		
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
	8-bit						w>		\ <u>\</u>	1 .
TA45MOD	timer	114H	0	0	0	, (0/	0 (0	0 7 7 4 1 1 1	0
1 A43IVIOD	CLK &	11411	00: 8-bit time		00: Reserve	_ \	00: TA4TR	ا ال	00: TA4IN p	oin
	MODE		10: 8-bit PP		10: 2 PVVIVI	Cycle	01: φT1 10: φT16 /	$\nearrow \nearrow$	10: φT4	
			11: 8-bit PW		11: 28		11: ϕ T256	(10. φ14 11: φT16	
						5	TA5FFG1	TA5FFC0	TA5FFIE	TA5FFIS
					$\cancel{\times}$			W)		/W
	8-bit	115H		7		\nearrow	1	1	0	0
TA5FFCR	timer	(Drobibit		-			00: Invert T	A5FF	1: TA5FF	0: Timer4
	flip-flop control	(Prohibit RMW)					01: SET TA	5FF	invert	1: Timer5
	COILLOI	IXIVIVV)))		10: Clear T	A5FF	enable	inversion
					/	^	11: Don't ca	are		

(7) 16-bit timer (1/2)

(7-1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0	
ĺ			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN	
			R/W	R/W			R/W	R/W		R/W	
	8-bit		0	0			0	0		0	
TB0RUN	timer	180H	Double	Always		_	IDLE2	-	run/stop cont		
	control		buffer	write "0".			0: Stop	0: Stop ar		101	
	control		0: Disable	willo o.			1: Operate	1; Run (C			
			1: Enable				1. Operate		cant ap,		
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE)	TB0CLK1	TB0CLK0	
			R/		W*	1 BOOT WIT	1 DOOT WO	R/W	TBOOLIN	IBOOLING	
			0	0	1	0	. 0 (7/0	0	0	
	16-Bit		TB0FF1 IN\		0: Soft	Capture tim		1: UC0	Source cloc	_	
	timer	182H	0: TRG disa	_	capture	(TB0IN0, TE	ROINI1)	clear	Source cloc	`	
TROMOD			1: TRG disa		1: Undefined	00: Disable		enable	00: TB0IN0	nin	
TB0MOD	source	(Prohibit				00. Disable		Citable	00: 1Β0π0 01: φT1	рш	
	CLK	RMW)	Invert when	Invert when		10: ↑, ↓)~	10: φΤ4		
	& MODE		the UC value	the UC value		10. ↑, ↓ 11: ↑, ↓ (TA	101179		11:-\p\T16		
			is captured to			11. 1, √ (1)	VIODIX		11.0110		
			TB0CP1.	value in		<u> </u>		. <	11 >>		
				TB0RG1.				\Diamond			
			TB0FF1C1	TB0FF1C0	TB0C1T1	TBOCOT1	∕TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0	
			V	/ *		\ \ / R	/) (V) <	$\mathcal{S} \mathcal{C}$) \ \ \ \ \ \ \	/*	
			1	1	0	0	0	~ CQ ~	(/ ø)	0	
			00: Invert TI	B0FF1	(TB0FF0 inve	ert trigger		00: Invert TI	B0FF0	
TB0FFCR	16-bit timer flip-flop control	183H	01: Set			0: Trigger di	sable		01: Set		
		er (Dashihit	10: Clear		λ (1: Trigger er	nable (10: Clear		
		(Prohibit	11: Don't ca	re	Invert when	Invert when	Invert when	Invert when	11: Don't ca	re	
		RMW)	Always read	l as "11".					Always read	as "11".	
					the UC value	the UC value	the UC value	the UC value			
					is loaded	√is loaded	matches the	matches the			
				^	into TB0CP1.	into TB0CP0.	value in	value in			
						//	TB0RG1	TB0RG0.			
-		188H					TBOKG1.	TBUNGU.			
TB0RG0L	16-bit timer	(Prohibit		- ((} 		A/ /				
IBOROOL	register 0L	RMW)	Undefined								
	J	,				Onde	eineaz				
TDODOGLI	16-bit timer	189H		(-				
TB0RG0H	register 0H	(Prohibit				/ > \	N				
	Togister of I	RMW)		,		Unde	efined				
	16-bit timer	18AH	-(Q)	/_		11 -	_				
TB0RG1L		(Prohibit	$\setminus \setminus \setminus$))		_	N				
	register 1L	RMW)			(Ω)	/ Unde	efined				
	16-bit timer	18BH))	_				
TB0RG1H		(Prohibit	//				N				
	register 1H	RMW)				Unde	efined				
	a .					-	_				
TB0CP0L	Capture	18CH	~			ı	R				
	register 🕪	V)					efined				
	7		5	^		Onde	J 10 G				
ТВ0СР0Н	Capture	18DH	/	-(R				
I BOCI OII	register ØH	TODIT		\mathcal{A}							
-	J (1				Unde	efined				
TDOCEA	Capture	<u> </u>				-	_				
TB0CP1L	register 1L	18EH	\bigcirc ((R				
	register it		(()			Unde	efined				
	Capture		<u> </u>								
TB0CP1H		18FH					R				
	register 1H			\rightarrow			efined				
		•	•								

(8) UART/serial channel

(8-1) UART/SIO Channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	channel 0	(Prohibit			R ((Receiving)/V	V (Transmiss	ion)		
	buffer	RMW)				Unde	efined	<u> </u>		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R/\	R/W		red to 0 by re	eading.)	R/W	
SC0CR	channel 0	201H	Undefined	0	0	0	0	(0)	∀ 0	0
	control		Receiving	Parity 0: Odd	1: Parity		1: Error	\rightarrow	0:SCLK0↑	1: Input
			data bit8	1: Even	enable	Overrun	Parity (Framing	1:SCLK0↓	SCLK0 pin
			TB8	CTSE	RXE	WU	ŞM1	SM0	SC1	SC0
						R	w (>		
	Serial		0	0	0	0	Q	0	0	0
SC0MOD0	channel 0	202H	Transmission	1: CTS	1: Receive	1: Wakeup	00:1/0 inter		00: TAOTRG	
	mode 0		data bit8	enable	enable	enable	01: UART 7	^ `	01: Baud rate generator	
							/ \ /		10: Internal clock f _{SYS}	
							11: UART 9		/ /	clock SCLK0
	Baud rate	te 203H	=	BR0ADD	BR0CK1	BROCKO	BR0S3	BR0S2	/BR0\$1	BR0S0
							/W			1
BR0CR			0	0	A (0 ,	0	(b)	0	0
DRUCK	control		,	1: (16 – K)/16	' / /		Set the frequency divisor N. 0 to F			
			write "0".	divided 01: ϕ T2 enable 10: ϕ T8		\searrow				
				enable	11: ¢T32	>	$\sqrt{\langle}$))		
						4	BR0K3	BR0K2	BR0K1	BR0K0
	Serial							R/		
BR0ADD	channel 0 K setting	204H		#			6/	0	0	0
	register			$\bigg) \bigg)$		^				
	rogiotoi							1 to	o F	
			12S0	FDPX0		LEST				STSEN0
			R/W	R/W	/	\mathcal{M}				W
	Serial		\ 0\/)) o						1
SC0MOD1	channel 0	205H	IDLE2	1/O interface	((//	$\langle \rangle$				STS0
	mode 1		0: Stop	0: Half						1: Output
			1: Operate	duplex						0: Stop
			\rightarrow	1: Full						
	<u></u>	\		duplex						

(8-2) UART/SIO channel 1

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0		
SC1BUF	channel 1	(Prohibit			R (Receiving)/V	V (Transmiss	ion)				
	buffer	RMW)				Unde	efined					
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC		
	Serial		R	R/	W	R (clea	red to 0 by re	eading.)	R	W		
SC1CR	channel 1	209H	Undefined	0	0	0	0	0	0	0		
	control		Receiving	Parity 0: Odd	1: Parity		1: Error		0:SCLK1↑	1: Input		
			data bit8	1: Even	enable	Overrun	Parity	Framing	/1:SCLK1↓	SCLK1 pin		
			TB8	CTSE	RXE	WU	SM1 ((/s(Mp	SC1	SC0		
				R/W								
	Serial		0	0	0	0	0	0	0	0		
SC1MOD0	channel 1	20AH	Transmission	1: CTS	1: Receive	1: Wakeup	00: VQ inter	/	00:TA0TRG			
	mode 0		data bit8	enable	enable	enable	01: UART 7		01:Baud rat	-		
						$\langle d \rangle$	10: UART 8	/	10: Internal o			
							11: UART 9	17	11:External			
			_	BR1ADD	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1\$1	BR1S0		
	Baud rate control	20BH	0 0 0					> ()	$\langle \langle \gamma \rangle \rangle$			
BR1CR					- (0	0	50/	0		
DICTOR			Always write "0".	1: (16 – K)/16	00: φT0 01: φT2			Set the freque	ency divisor r o F	٧.		
			write U.	divided enable	10: φT8	\rightarrow			UF			
				11:,φT32								
							BR1K3	BR1K2	BR1K1	BR1K0		
	Serial	20CH		7		4		R/		•		
BR1ADD	channel 1					4	9 /	0	0	0		
	K setting register							Baud ra	ate 0 K.			
	register))		\\/	1 to	o F			
			I2S1	FDPX1						STSEN1		
			R/W	R/W)		412				W		
	Serial		0	, 0		12				1		
SC1MOD1	channel 1	20DH	IDLE2	I/O interface		7				STS1		
	mode 1		0: Stop	1: Full	(O)	\wedge				1: Output		
			1. Operate	duplex	$\setminus \setminus \setminus \setminus$))				0: Stop		
				0: Half duplex								
				dobiex								
	\wedge	\nearrow	*									
	>)	^	\rightarrow							
			,									
^				(1)								
<		<i>))</i>	~ (
			(
/ _		,										

(9) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	=	=	ITM0	REPEAT	SCAN	ADS
	AD		F	?	R/W	R/W	R/W	R/W	R/W	R/W
ADMOD0	MODE register 0	2B0H	0	0	0	0	0	0	0	0
ADMODO		20011	1: End	1: Busy	Always	Always	Interrupt in	1: Repeat	1: Scan	1: Start
	regione: e				write "0".	write "0".	repeat			
							mode.			
			VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0
			R/W	R/W			R/W (7/ \	R/W	
			0	0			10	(J)	0	0
	4.5		1: VREF on				1: Enable		nput channe	I
A DMOD4	AD			0: Abort			for	000: AN0 AN		
ADMOD1	MODE register 1	2B1H		1: Operate			external	001: AN1 AN		
	register i					4	start		$0 \rightarrow AN1 \rightarrow A$	
								100: AN4 AN	$0 \rightarrow AN1 \rightarrow A$	N2 → AN3
						(7/4)		100: AN4 AN	\ \ /	
						_ (\) <		$4 \rightarrow AN5 \rightarrow AI$	N6
					($4 \rightarrow AN5 \rightarrow A$	
			ADM27	ADM26	ADM25	ADM24	ADM23 /	ADM22	ADM21	ADM20
	AD			-	4	R/	-	\mathcal{S}	I.	
ADMOD2	MODE	2B2H	0	0	0) 1	0	, 6	0	1
	register 2		-	<u> </u>	7(//	> Please w	rite "1E"	$\langle \rangle$		
			ADM37	ADM36	ADM35	ADM34	ADM33	ADM32	ADM31	ADM30
	AD MODE register 3	ODOLI				// R/				
ADMOD3		2B3H	1	1	8	0	1)	1	1	1
						Please w	rite "CF".		l .	
	AD result		ADR01	ADR00	<i>></i>					ADR0RF
ADREG04L		2A0H		8		A.				R
	0/4 low		Unde	efined		M				0
	AD result		ADRØ9	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADREG04H	register	2A1H	7 1/2))) F		•		•
	0/4 high				. ((//	Unde				
	AD result		ADR11	ADR10	1/10	<i>></i>				ADR1RF
ADREG15L	register	2A2H	<	2						R
	1/5 low			efined						0
	AD result	\nearrow	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG15H		2A3H /)	\wedge	\	F				
	1/5 high			7		Unde				
\wedge	AD result		ADR21	ADR20						ADR2RF
ADREG26L	\ \ \	2A4H	\wedge (1	/ / /						R
	2/6 low		Unde							0
	AD result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG26H		2A5H		\		F	•			
	2/6 high			/		Unde				
	AD result		ADR31	ADR30						ADR3RF
ADREG37L		2A6H		? ?						R
	3/7 low			fined						0
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
ADREG37H		2A7H	עטאא	עטעטט	ופאטא	F ADR36		ADI\04	עטטא	NDINOZ
, .5	3/7 high	2,111				r Unde				
	o// nign					Unde	iiileu			

(10) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	-	
			R/W	R/W	R/W			R/W	R/W	R/W	
	WDT		1	0	0			. 0	0	0	
WDMOD		300H		00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}				0: Abort 1: Operate	RESET connect internally WDT out to reset pin	Always write "0".	
WDCR	WDT control	301H (Prohibit RMW)		B1H: WDT disable 4EH: WD7 clear							

(11) Multi vector controllor

Symbol	Name	Address	7	6	5 (4	3	2	7/1/	0
	NA. IC		VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0
MV/FCO	Multi	00AEH	R/W	R/W	R/W	RW	R/W	(R/W)	R/W	R/W
MVECO	MVEC0 vector control	OUAEH	1	1		1	1		1	1
				Vector address A15 to A8						

Symbol	Name	Address	7	6	5	4	3)	2	1	0
B.A. Je		VEC15	VEC14	VEC13	VEC12	VEC/11	VEC10	VEC9	VEC8	
MVEC4	Multi	00AFH	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IVIVECT	MVEC1 vector control		1	1	1	1	1	1	1	1
Contro	CONTROL				,	vector addres	ss A23 to A16	 3		

Note: Write MVEC1, MVEC0 after making an interruption prohibition state.



6. Port Section Equivalent Circuit Diagrams


• Reading the circuit diagrams


The gate symbols used are essentially the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

STOP: This signal becomes active (1) when the HALT mode setting register is set to STOP mode (e.g., when SYSCR2<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to 1, however, STOP will remains at 0.


• The input protection resistances ranges from several tens of ohms to several hundreds of ohms.








■ P53 to P55, P80 to P87, PZ2, PZ3



■ AM0 to AM1





7. Points to Note and Restrictions

- (1) Notation
- a. The notation for built-in/I/O registers is as follows register symbol <Bit symbol> (e.g., TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN).
- b. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET

3, (TA01RUN) ... Set bit 3 of TA01RUN.

Example 2: INC

1, (100H) ... Increment the data at 100H.

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

EX (mem), R

Arithmetic operations

ADD (mem), R/#

ADC (mem), R/# SBC (mem), R/#

SUB (mem), R/# INC #3, (mem)

DEC #3, (mem)

Logic operations

AND (mem), R/#

OR (mem), R/#

XOR (mem), R/#

Bit manipulation operations

STCF #3/A, (mem)

RES #3, (mem)

SET #3, (mem)

CHG #3, (mem)

TSET #3, (mem)

Rotate and shift operations

RLC (mem)

RRC (mem)

RL (mem)

RR (mem)

SLA (mem)

SRA (mem)

SLL (mem)

SRL (mem)

RLD (mem)

RRD (mem)

c. fc, fFPH, fSYS and one state

The clock frequency input on pins X1 and 2 is called fosch. The clock selected by DFMCR0<ACT1:0> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS.

One cycle of fsys is referred to as one state.

(2) Points to note

a. AM0 and AM1 pins

Fix these pins to VCC unless changing voltage.

b. EMU0 and EMU1

Open pins.

c. Reserved address areas

The TMP91C829 does not have any reserved areas.

d. HALT mode (IDLE1)

When IDLE1 mode is used (in which oscillator operation only occurs), set RTCCR<RTCRUN> to 0 stop the timer for the real time clock before the HALT instructions is executed.

e. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

f. Programmable pull-up resistance

The programmable pull-up resistor can be turned on/off by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g., P3) are used to turn the pull-up/pull-down resistors on/off. Consequently read-modify-write instructions are prohibited.

g. Bus releasing function

Please refer to the note about bus release in Section 3.6 "Port Functions". The pin state is written when the bus is released.

h. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

i. Watchdog timer

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

j. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU. (e.g., the transfer source address register (DMASn).)

l. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

m. POP SR instruction

Please execute the POP SR instruction during DI condition.

n. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ($\overline{\text{NMI}}$, INT0 to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

8. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

