

# R1EV5801MB Series

1M EEPROM (128-Kword × 8-bit)Ready/  
Busy and RES function

R10DS0209EJ0100  
Rev.1.00  
Jun 09, 2014

## Description

Renesas Electronics' R1EV5801MB is an electrically erasable and programmable ROM organized as 131072-word × 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MONOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make the write operations faster.


## Features

- Single voltage supply: 2.7 V to 5.5 V
- Access time:
  - 150 ns (max) at  $V_{CC}=4.5$  V to 5.5 V
  - 250 ns (max) at  $V_{CC}=2.7$  V to 5.5 V
- Power dissipation
  - Active: 20 mW/MHz, (typ)
  - Standby: 110  $\mu$ W (max)
- On-chip latches: address, data,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$
- Automatic byte write: 10 ms (max)
- Automatic page write (128 bytes): 10 ms (max)
- Data polling and RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MONOS cell technology
- $10^4$  or more erase/write cycles
- 10 or more years data retention
- Software data protection
- Write protection by  $\overline{RES}$  pin
- Temperature range:  $-40$  to  $+85^{\circ}\text{C}$
- There are lead free products.

## Ordering Information

Orderable Part Name	Access time	Package	Shipping Container	Quality
R1EV5801MBSDRDI#B0	150ns/250ns	525mil 32-pin plastic SOP PRSP0032DC-A (FP-32DV)	Tube	Max. 22 pcs/tube Max. 880 pcs/inner box
R1EV5801MBTDRDI#B0	150ns/250ns	32-pin plastic TSOP PTSA0032KD-A (TFP-32DAV)	Tray	Max. 60 pcs/reel Max. 600 pcs/inner box


## Pin Arrangement



## Pin Description

Pin name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
RDY/Busy	Ready busy
RES	Reset

## Block Diagram



## Operation Table

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{RES}$	$\overline{RDY/Busy}$	I/O
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_H^{*1}$	High-Z	Dout
Standby	$V_{IH}$	$\times^{*2}$	$\times$	$\times$	High-Z	High-Z
Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_H$	High-Z to $V_{OL}$	Din
Deselect	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_H$	High-Z	High-Z
Write Inhibit	$\times$	$\times$	$V_{IH}$	$\times$	—	—
	$\times$	$V_{IL}$	$\times$	$\times$	—	—
Data Polling	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_H$	$V_{OL}$	Dout (I/O7)
Program reset	$\times$	$\times$	$\times$	$V_{IL}$	High-Z	High-Z

Notes: 1. Refer to the recommended DC operating conditions.  
2.  $\times$ : Don't care

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.6 to +7.0	V
Input voltage relative to $V_{SS}$	$V_{in}$	-0.5 <sup>*1</sup> to +7.0	V
Operating temperature range <sup>*2</sup>	$T_{opr}$	-40 to +85	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C

Notes: 1.  $V_{in\ min} = -3.0\ V$  for pulse width  $\leq 50\ ns$   
2. Including electrical characteristics and data retention

## Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IL}$	-0.3* <sup>1</sup>	—	0.8	V
	$V_{IH}$	1.9* <sup>2</sup>	—	$V_{CC} + 0.3$	V
	$V_H$	$V_{CC} - 0.5$	—	$V_{CC} + 1.0$	V
Operating temperature	$T_{opr}$	-40	—	+85	°C

Notes: 1.  $V_{IL}$  (min): -1.0 V for pulse width  $\leq 50$  ns

2.  $V_{IH}$  (min): 2.2 V for  $V_{CC} = 3.6$  to 5.5 V

## DC Characteristics ( $T_a = -40$ to $+85^\circ\text{C}$ , $V_{CC} = 2.7$ V to 5.5 V)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	$I_{LI}$	—	—	2* <sup>1</sup>	$\mu\text{A}$	$V_{CC} = 5.5$ V, $V_{in} = 5.5$ V
Output leakage current	$I_{LO}$	—	—	2	$\mu\text{A}$	$V_{CC} = 5.5$ V, $V_{out} = 5.5/0.4$ V
Standby $V_{CC}$ current	$I_{CC1}$	—	—	20	$\mu\text{A}$	$\overline{CE} = V_{CC}$
	$I_{CC2}$	—	—	1	mA	$\overline{CE} = V_{IH}$
Operating $V_{CC}$ current	$I_{CC3}$	—	—	15	mA	$I_{out} = 0$ mA, Duty = 100%, Cycle = 1 $\mu\text{s}$ , $V_{CC} = 5.5$ V
		—	—	6	mA	$I_{out} = 0$ mA, Duty = 100%, Cycle = 1 $\mu\text{s}$ , $V_{CC} = 3.3$ V
		—	—	50	mA	$I_{out} = 0$ mA, Duty = 100%, Cycle = 150 ns, $V_{CC} = 5.5$ V
		—	—	15	mA	$I_{out} = 0$ mA, Duty = 100%, Cycle = 250 ns, $V_{CC} = 3.3$ V
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1$ mA
Output high voltage	$V_{OH}$	$V_{CC} \times 0.8$	—	—	V	$I_{OH} = -400$ $\mu\text{A}$

Notes: 1.  $I_{LI}$  on RES: 100  $\mu\text{A}$  (max)

## Capacitance ( $T_a = +25^\circ\text{C}$ , $f = 1$ MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance* <sup>1</sup>	$C_{in}$	—	—	6	pF	$V_{in} = 0$ V
Output capacitance* <sup>1</sup>	$C_{out}$	—	—	12	pF	$V_{out} = 0$ V

Note: 1. This parameter is periodically sampled and not 100% tested.

## AC Characteristics

(Ta = -40 to +85°C, V<sub>CC</sub> = 4.5 V to 5.5 V)

### Test Conditions

- Input pulse levels: 0.4 V to 2.4 V, 0 V to V<sub>CC</sub> ( $\overline{\text{RES}}$  pin)
- Input rise and fall time: ≤ 20 ns
- Output load: 1TTL Gate +100 pF
- Reference levels for measuring timing: 0.8 V, 2.0 V

### Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t <sub>ACC</sub>	—	150	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{CE}}$ to output delay	t <sub>CE</sub>	—	150	ns	$\overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{OE}}$ to output delay	t <sub>OE</sub>	10	75	ns	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
Address to output hold	t <sub>OH</sub>	0	—	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{OE}}$ ( $\overline{\text{CE}}$ ) high to output float* <sup>1</sup>	t <sub>DF</sub>	0	50	ns	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{RES}}$ low to output float* <sup>1</sup>	t <sub>DFR</sub>	0	350	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{RES}}$ to output delay	t <sub>RR</sub>	0	450	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$

### Write Cycle

Parameter	Symbol	Min* <sup>2</sup>	Typ	Max	Unit	Test conditions
Address setup time	t <sub>AS</sub>	0	—	—	ns	
Address hold time	t <sub>AH</sub>	150	—	—	ns	
$\overline{\text{CE}}$ to write setup time ( $\overline{\text{WE}}$ controlled)	t <sub>CS</sub>	0	—	—	ns	
$\overline{\text{CE}}$ hold time ( $\overline{\text{WE}}$ controlled)	t <sub>CH</sub>	0	—	—	ns	
$\overline{\text{WE}}$ to write setup time ( $\overline{\text{CE}}$ controlled)	t <sub>WS</sub>	0	—	—	ns	
$\overline{\text{WE}}$ hold time ( $\overline{\text{CE}}$ controlled)	t <sub>WH</sub>	0	—	—	ns	
$\overline{\text{OE}}$ to write setup time	t <sub>OES</sub>	0	—	—	ns	
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	0	—	—	ns	
Data setup time	t <sub>DS</sub>	100	—	—	ns	
Data hold time	t <sub>DH</sub>	10	—	—	ns	
$\overline{\text{WE}}$ pulse width ( $\overline{\text{WE}}$ controlled)	t <sub>WP</sub>	250	—	—	ns	
$\overline{\text{CE}}$ pulse width ( $\overline{\text{CE}}$ controlled)	t <sub>CW</sub>	250	—	—	ns	
Data latch time	t <sub>DL</sub>	300	—	—	ns	
Byte load cycle	t <sub>BLC</sub>	0.55	—	30	μs	
Byte load window	t <sub>BL</sub>	100	—	—	μs	
Write cycle time	t <sub>WC</sub>	—	—	10* <sup>3</sup>	ms	
Time to device busy	t <sub>DB</sub>	120	—	—	ns	
Write start time	t <sub>DW</sub>	150* <sup>4</sup>	—	—	ns	
Reset protect time	t <sub>RP</sub>	100	—	—	μs	
Reset high time* <sup>5</sup>	t <sub>RES</sub>	1	—	—	μs	

Notes: 1. t<sub>DF</sub> and t<sub>DFR</sub> are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

2. Use this device in longer cycle than this value.

3. t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/ $\overline{\text{Busy}}$  are used. This device automatically completes the internal write operation within this value.

4. Next read or write operation can be initiated after t<sub>DW</sub> if polling techniques or RDY/ $\overline{\text{Busy}}$  are used.

5. This parameter is sampled and not 100% tested.

6. A7 through A16 are page addresses and these addresses are latched at the first falling edge of  $\overline{\text{WE}}$ .

7. A7 through A16 are page addresses and these addresses are latched at the first falling edge of  $\overline{\text{CE}}$ .

8. See AC read characteristics.

## AC Characteristics

(Ta = -40 to +85°C, V<sub>CC</sub> = 2.7 V to 5.5 V)

### Test Conditions

- Input pulse levels: 0.4 V to 2.4 V, 0 V to V<sub>CC</sub> ( $\overline{\text{RES}}$  pin)
- Input rise and fall time: ≤ 20 ns
- Output load: 1TTL Gate +100 pF
- Reference levels for measuring timing: 0.8 V, 2.0 V

### Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t <sub>ACC</sub>	—	250	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{CE}}$ to output delay	t <sub>CE</sub>	—	250	ns	$\overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{OE}}$ to output delay	t <sub>OE</sub>	10	120	ns	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
Address to output hold	t <sub>OH</sub>	0	—	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{OE}}$ ( $\overline{\text{CE}}$ ) high to output float* <sup>1</sup>	t <sub>DF</sub>	0	50	ns	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{RES}}$ low to output float* <sup>1</sup>	t <sub>DFR</sub>	0	350	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
$\overline{\text{RES}}$ to output delay	t <sub>RR</sub>	0	600	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$

### Write Cycle

Parameter	Symbol	Min* <sup>2</sup>	Typ	Max	Unit	Test conditions
Address setup time	t <sub>AS</sub>	0	—	—	ns	
Address hold time	t <sub>AH</sub>	150	—	—	ns	
$\overline{\text{CE}}$ to write setup time ( $\overline{\text{WE}}$ controlled)	t <sub>CS</sub>	0	—	—	ns	
$\overline{\text{CE}}$ hold time ( $\overline{\text{WE}}$ controlled)	t <sub>CH</sub>	0	—	—	ns	
$\overline{\text{WE}}$ to write setup time ( $\overline{\text{CE}}$ controlled)	t <sub>WS</sub>	0	—	—	ns	
$\overline{\text{WE}}$ hold time ( $\overline{\text{CE}}$ controlled)	t <sub>WH</sub>	0	—	—	ns	
$\overline{\text{OE}}$ to write setup time	t <sub>OES</sub>	0	—	—	ns	
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	0	—	—	ns	
Data setup time	t <sub>DS</sub>	100	—	—	ns	
Data hold time	t <sub>DH</sub>	10	—	—	ns	
$\overline{\text{WE}}$ pulse width ( $\overline{\text{WE}}$ controlled)	t <sub>WP</sub>	250	—	—	ns	
$\overline{\text{CE}}$ pulse width ( $\overline{\text{CE}}$ controlled)	t <sub>CW</sub>	250	—	—	ns	
Data latch time	t <sub>DL</sub>	750	—	—	ns	
Byte load cycle	t <sub>BLC</sub>	1.0	—	30	μs	
Byte load window	t <sub>BL</sub>	100	—	—	μs	
Write cycle time	t <sub>WC</sub>	—	—	10* <sup>3</sup>	ms	
Time to device busy	t <sub>DB</sub>	120	—	—	ns	
Write start time	t <sub>DW</sub>	250* <sup>4</sup>	—	—	ns	
Reset protect time	t <sub>RP</sub>	100	—	—	μs	
Reset high time* <sup>5</sup>	t <sub>RES</sub>	1	—	—	μs	

Notes: 1. t<sub>DF</sub> and t<sub>DFR</sub> are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

2. Use this device in longer cycle than this value.

3. t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/ $\overline{\text{Busy}}$  are used. This device automatically completes the internal write operation within this value.

4. Next read or write operation can be initiated after t<sub>DW</sub> if polling techniques or RDY/ $\overline{\text{Busy}}$  are used.

5. This parameter is sampled and not 100% tested.


6. A7 through A16 are page addresses and these addresses are latched at the first falling edge of  $\overline{\text{WE}}$ .

7. A7 through A16 are page addresses and these addresses are latched at the first falling edge of  $\overline{\text{CE}}$ .


8. See AC read characteristics.

## Timing Waveforms

### Read Timing Waveform




Byte Write Timing Waveform (1) ( $\overline{WE}$  Controlled)







Byte Write Timing Waveform (2) ( $\overline{\text{CE}}$  Controlled)




Page Write Timing Waveform (1) ( $\overline{WE}$  Controlled)



Page Write Timing Waveform (2) ( $\overline{CE}$  Controlled)



**Data Polling Timing Waveform**




### Toggle bit


This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from “1” to “0” (togglng) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

- Notes:
1. I/O6 beginning state is “1”.
  2. I/O6 ending state will vary.
  3. See AC read characteristics.
  4. Any location can be used, but the address must be fixed.


### Toggle bit Waveform



**Software Data Protection Timing Waveform (1) (in protection mode)**



**Software Data Protection Timing Waveform (2) (in non-protection mode)**



## Functional Description

### Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 127 bytes can be written in the same manner. Each additional byte load cycle must be started within 30  $\mu$ s from the preceding falling edge of  $\overline{WE}$  or  $\overline{CE}$ . When  $\overline{CE}$  or  $\overline{WE}$  is kept high for 100  $\mu$ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

### Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

### RDY/Busy Signal

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the end of write cycle, the RDY/Busy signal changes state to high impedance.

### $\overline{RES}$ Signal

When  $\overline{RES}$  is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping  $\overline{RES}$  low when  $V_{CC}$  is switched.  $\overline{RES}$  should be high during read and programming because it doesn't provide a latch function.



### $\overline{WE}$ , $\overline{CE}$ Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .

### Write/Erase Endurance and Data Retention Time


The endurance is  $10^4$  cycles (1% cumulative failure rate). The data retention time is more than 10 years.

## Data Protection

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less in program mode.

### 1. Data Protection against Noise on Control Pins ( $\overline{CE}$ , $\overline{OE}$ , $\overline{WE}$ ) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. Be careful not to allow noise of a width of more than 20 ns on the control pins.






2. Data Protection at  $V_{CC}$  On/Off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.


Note: The EEPROM should be kept in unprogrammable state during  $V_{CC}$  on/off by using CPU RESET signal.



2.1 Protection by  $\overline{RES}$


The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's  $\overline{RES}$  pin.  $\overline{RES}$  should be kept  $V_{SS}$  level during  $V_{CC}$  on/off.

The EEPROM brakes off programming operation when  $\overline{RES}$  becomes low, programming operation doesn't finish correctly in case that  $\overline{RES}$  falls low during programming operation.  $\overline{RES}$  should be kept high for 10 ms after the last data input.




### 3. Software data protection

To prevent unintentional programming, this device has the software data protection (SDP) mode. The SDP is enabled by inputting the following 3 bytes code and write data. SDP is not enabled if only the 3 bytes code is input. To program data in the SDP enable mode, 3 bytes code must be input before write data.



The SDP mode is disabled by inputting the following 6 bytes code. Note that, if data is input in the SDP disable cycle, data can not be written.




The software data protection is not enabled at the shipment.

Note: There are some differences between Renesas Electronics' and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Renesas Electronics' sales offices.


**Orderable part Number Guide**

**Orderable part Number Guide of Parallel EEPROM**




## Package Dimensions

### R1EV5801MBSD Series (PRSP0032DC-A / Previous code: FP-32DV)



### R1EV5801MBTD Series (PTSA0032KD-A / Previous Code: TFP-32DAV)



<b>Revision History</b>	<b>R1EV5801MB Series Data Sheet</b>
-------------------------	-------------------------------------

Rev.	Date	Description	
		Page	Summary
0.01	Oct 17, 2013	—	Initial issue
0.02	Oct 18, 2013	19	Orderable part Number Guide: Deletion of A and C for access time.
1.00	Jun 09, 2014	—	Delete preliminary

All trademarks and registered trademarks are the property of their respective owners.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-586-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141