## 32-Channel LCD Driver <br> with Separate Backplane Output

## Features

- HVCMOS ${ }^{\circledR}$ technology
- 32 push-pull CMOS output up to 60 V
- Low power level shifting
- Shift register speed 5.0 MHz
- Latched data outputs
- Bidirectional shift register (DIR)
- Backplane output


## General Description

The HV66 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a driver circuit for LCD displays. It can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities. The inputs are fully CMOS compatible.

The device consists of a 32-bit shift register, 32 latches, and control logic to perform blanking and polarity control of the outputs. $\mathrm{HV}_{\text {out }} 1$ is connected to the first stage of the shift register. Data is shifted through the shift register on the logic rising transition of the clock. A DIR pin causes data shifting clockwise when grounded and counter clockwise when connected to VDD. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable), $\overline{B L}$ (blank) or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored after LE transitions from high to low.

Functional Block Diagram


## Ordering Information

| Part Number | Package Option | Packing |
| :--- | :--- | :--- |
| HV66PG-G | 44-Lead PQFP | $96 /$ Tray |
| HV66PG-G M919 | 44-Lead PQFP | $500 /$ Reel |
| HV66PJ-G | 44-Lead PLCC | 27/Tube |
| HV66PJ-G M903 | 44-Lead PLCC | $500 /$ Reel |

-G denotes a lead (Pb)-free / RoHS compliant package

## Absolute Maximum Ratings ${ }^{1}$

| Parameter | Value |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ | -0.5 V to +7.0 V |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}{ }^{2}$ | -0.5 V to +70 V |
| Logic input levels | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ground current ${ }^{3}$ | 1.5 A |
| Continuous total power dissipation ${ }^{4}$ | 1200 mW |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to GND.

## Notes:

1. Device will survive (but operation may not be specified or guaranteed) at these extremes
2. All voltages are referenced to GND
3. Duty cycle is limited by the total power dissipated in the package
4. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to $85^{\circ} \mathrm{C}$ at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

## Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{\text {ja }}$ |
| :--- | :--- |
| 44-Lead PQFP | $51^{\circ} \mathrm{C} / \mathrm{W}$ |
| 44-Lead PLCC | $37^{\circ} \mathrm{C} / \mathrm{W}$ |

## Pin Configuration



44-Lead PQFP (top view)


44-Lead PLCC (top view)

## Product Marking


$\mathrm{YY}=\mathrm{Year}$ Sealed WW = Week Sealed L = Lot Number
Bottom Marking C = Country of Origin*

## ccccccce

AAA A = Assembler ID*
$\qquad$ = "Green" Packaging *May be part of top marking

Package may or may not include the following marks: Si or $\$ 7$
44-Lead PQFP


Package may or may not include the following marks: Si or
44-Lead PLCC
Recommended Operating Conditions

| Sym | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | High voltage supply | 12 | 60 | V |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | 2.4 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | 0 | 0.8 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock frequency | 0 | 5.0 | MHz |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OD}}$ | Allowable current through output diodes | - | 200 | mA |

Electrical Characteristics (over recommended operating conditions unless otherwise noted)
DC Characteristics $\left(V_{o D}=5.0 \mathrm{~V}, V_{P P}=60 \mathrm{~V}\right)$

| Sym | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ supply current |  | - | 15 | mA | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}$ |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current |  | - | 0.5 | mA | Outputs high |
|  |  |  | - | 0.5 | mA | Outputs low |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  | - | 0.5 | mA | All $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\text {D }}$ |
| $\mathrm{V}_{\text {OH }}$ | High-level output | $\mathrm{HV}_{\text {OUt }}$ | 50 | - | V | $\mathrm{I}_{0}=-5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+60 \mathrm{~V}$ |
|  |  | DATA OUT | 4.6 | - |  | $\mathrm{I}_{0}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {oL }}$ | Low-level output | HV ${ }_{\text {OUT }}$ | - | 8.0 | V | $\mathrm{I}_{0}=+5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+60 \mathrm{~V}$ |
|  |  | DATA OUT | - | 0.4 |  | $\mathrm{I}_{0}=+100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current |  | - | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 H}=\mathrm{V}_{\mathrm{DD}}$ |
| IL | Low-level input current |  | - | -1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OLBP }}$ | Low-level output voltage, backplane |  | - | 3.0 | V | $\mathrm{I}_{0}=+10 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {онвр }}$ | High-level output voltage, backplane |  | 57 | - | V | $\mathrm{I}_{\mathrm{O}}=-10 \mathrm{~mA}$ |

AC Characteristics $\left(V_{D D}=5.0 \mathrm{~V}, V_{P P}=60 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right.$, logic input rise/fall time $=10 \mathrm{~ns}$.)

| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 5.0 | MHz | --- |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wL, }} \mathrm{t}_{\text {wH }}$ | Clock width high or low | 100 | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Data set-up time before clock rises | 25 | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 50 | - | ns | --- |
| $\mathrm{t}_{\text {HON }}, \mathrm{t}_{\text {HOFF }}$ | Time from latch enable or POL to $\mathrm{HV}_{\text {OUT }}$ | - | 500 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| $\mathrm{t}_{\text {BON }}, \mathrm{t}_{\text {BOFF }}$ | Time from POL to $\mathrm{BP}_{\text {out }}$ | - | 500 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data high to low | - | 200 | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data low to high | - | 200 | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLE }}$ | Delay time clock to LE low to high | 50 | - | ns | --- |
| $\mathrm{t}_{\text {wLe }}$ | Width of LE pulse | 100 | - | ns | --- |
| $\mathrm{t}_{\text {sLE }}$ | LE set-up time before clock rises | 50 | - | ns | --- |
| $t_{B R}, t_{B F}$ | $\mathrm{BP}_{\text {out }}$ rise/fall time | 10 | 1000 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |
| $\left\|t_{B R}-t_{B F}\right\|$ | $\mathrm{BP}_{\text {Out }}$ rise and fall difference | - | 100 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |

## Power-up sequence should be the following:

1. Connect ground.
2. Apply $\mathrm{V}_{\mathrm{DD}}$.
3. Set all inputs (Data, CLK, EN, etc.) to a known state.
4. Apply $\mathrm{V}_{\mathrm{PP}}$.

The $V_{P P}$ should not drop below $V_{D D}$ during operation.

## Power-down sequence should be the reverse of the above.

www.supertex.com

Function Table

| Function | Inputs |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data | CLK | LE | BL | POL | DIR | $\begin{aligned} & \hline \text { Shift Reg } \\ & 1,2, \ldots 32 \end{aligned}$ | $\begin{gathered} \mathrm{HV}_{\text {out }} \\ 1,2, \ldots 32 \end{gathered}$ | Data Out | BP ${ }_{\text {out }}$ |
| Load S/R, R/L Shift | L or H | $\uparrow$ | L | Ignore | Ignore | H | Data $\rightarrow \mathrm{Q}_{1} \ldots \rightarrow \mathrm{Q}_{32}$ | Ignore | $\mathrm{Q}_{32}$ | Ignore |
|  | L or H | $\uparrow$ | L | Ignore | Ignore | L | $\mathrm{Q}_{1} \leftarrow \ldots \mathrm{Q}_{32} \leftarrow$ Data | Ignore | $Q_{1}$ | Ignore |
| Load Latches | $X$ | H or L | H | H | H | X | *...* | /*...* | No Change | H |
|  | X | H or L | H | H | L | X | *...* | *...* | No Change | L |
| Transparent Mode | L or H | $\uparrow$ | H | H | H | H | Data $\rightarrow \mathrm{Q}_{1} \ldots \rightarrow \mathrm{Q}_{32}$ | /*...* | $\mathrm{Q}_{32}$ | H |
|  | L or H | $\uparrow$ | H | H | L | H | Data $\rightarrow Q_{1} \ldots \rightarrow Q_{32}$ | *...* | $\mathrm{Q}_{32}$ | L |
|  | L or H | $\uparrow$ | H | H | H | L | $\mathrm{Q}_{1} \leftarrow \ldots \mathrm{Q}_{32} \leftarrow$ Data | /*...* | $\mathrm{Q}_{1}$ | H |
|  | L or H | $\uparrow$ | H | H | L | L | $\mathrm{Q}_{1} \leftarrow \ldots \mathrm{Q}_{32} \leftarrow$ Data | *...* | $\mathrm{Q}_{1}$ | L |
| Blank Control | X | X | X | L | L | X | X | L...L | Ignore | L |
|  | X | X | X | L | H | X | X | H... H | Ignore | H |

Notes:

| H | - High level |
| :---: | :--- |
| L | - Low level |
| X | - Don't care |
| Ignore | - The state of the specific input or output is irrelevant to demonstrate the occurred event |
| $\uparrow$ | - Low to High transition |
| * | - Dependent on previous stage's state before the last CLK or last LE high |

## Switching Waveforms



## 44-Lead PQFP Pin Description

| Pin \# | Function | Pin \# | Function |
| :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {out }} 11$ | 16 | HV ${ }_{\text {out }} 26$ |
| 2 | $\mathrm{HV}_{\text {Out }} 12$ | 17 | $\mathrm{HV}_{\text {out }} 27$ |
| 3 | $\mathrm{HV}_{\text {Out }} 13$ | 18 | $\mathrm{HV}_{\text {out }} 28$ |
| 4 | $\mathrm{HV}_{\text {Out }} 14$ | 19 | $\mathrm{HV}_{\text {out }} 29$ |
| 5 | HV ${ }_{\text {Out }} 15$ | 20 | $\mathrm{HV}_{\text {out }} 30$ |
| 6 | $\mathrm{HV}_{\text {Out }} 16$ | 21 | $\mathrm{HV}_{\text {out }} 31$ |
| 7 | $\mathrm{HV}_{\text {Out }} 17$ | 22 | $\mathrm{HV}_{\text {OUT }} 32$ |
| 8 | $\mathrm{HV}_{\text {Out }} 18$ | 23 | DATA OUT |
| 9 | $\mathrm{HV}_{\text {Out }} 19$ | 24 | GND |
| 10 | $\mathrm{HV}_{\text {Out }} 20$ | 25 | N/C |
| 11 | $\mathrm{HV}_{\text {Out }} 21$ | 26 | $\overline{\text { BL }}$ |
| 12 | $\mathrm{HV}_{\text {Out }} 22$ | 27 | POL |
| 13 | $\mathrm{HV}_{\text {Out }} 23$ | 28 | LE |
| 14 | $\mathrm{HV}_{\text {Out }} 24$ | 29 | VDD |
| 15 | $\mathrm{HV}_{\text {Out }} 25$ | 30 | CLK |


| Pin \# | Function |
| :---: | :---: |
| 31 | DIR |
| 32 | DATA IN |
| 33 | VPP |
| 34 | $\mathrm{BP}_{\text {out }}$ |
| 35 | $\mathrm{HV}_{\text {out }} 1$ |
| 36 | $\mathrm{HV}_{\text {out }}{ }^{2}$ |
| 37 | $\mathrm{HV}_{\text {out }} 3$ |
| 38 | $\mathrm{HV}_{\text {out }}{ }^{4}$ |
| 39 | $\mathrm{HV}_{\text {out }} 5$ |
| 40 | $\mathrm{HV}_{\text {out }} 6$ |
| 41 | $\mathrm{HV}_{\text {out }} 7$ |
| 42 | $\mathrm{HV}_{\text {out }} 8$ |
| 43 | $\mathrm{HV}_{\text {out }} 9$ |
| 44 | $\mathrm{HV}_{\text {out }} 10$ |

## 44-Lead PLCC Pin Description

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {out }} 16$ | 16 | HV ${ }_{\text {out }} 31$ |
| 2 | HV ${ }_{\text {out }} 17$ | 17 | $\mathrm{HV}_{\text {out }} 32$ |
| 3 | HV ${ }_{\text {Out }} 18$ | 18 | DATA OUT |
| 4 | HV ${ }_{\text {Out }} 19$ | 19 | GND |
| 5 | HV ${ }_{\text {out }} 20$ | 20 | N/C |
| 6 | HV ${ }_{\text {out }} 21$ | 21 | $\overline{\text { BL }}$ |
| 7 | $\mathrm{HV}_{\text {out }} 22$ | 22 | POL |
| 8 | $\mathrm{HV}_{\text {out }} 23$ | 23 | LE |
| 9 | HV ${ }_{\text {out }} 24$ | 24 | VDD |
| 10 | HV ${ }_{\text {out }} 25$ | 25 | CLK |
| 11 | HV ${ }_{\text {out }} 26$ | 26 | DIR |
| 12 | HV ${ }_{\text {out }} 27$ | 27 | DATA IN |
| 13 | $\mathrm{HV}_{\text {Out }} 28$ | 28 | VPP |
| 14 | HV ${ }_{\text {out }} 29$ | 29 | $\mathrm{BP}_{\text {out }}$ |
| 15 | $\mathrm{HV}_{\text {Out }} 30$ | 30 | $\mathrm{HV}_{\text {out }} 1$ |


| Pin | Function |
| :---: | :---: |
| 31 | $\mathrm{HV}_{\text {out }}{ }^{2}$ |
| 32 | $\mathrm{HV}_{\text {out }}{ }^{3}$ |
| 33 | $\mathrm{HV}_{\text {out }}{ }^{4}$ |
| 34 | $\mathrm{HV}_{\text {out }}{ }^{5}$ |
| 35 | $\mathrm{HV}_{\text {out }} 6$ |
| 36 | $\mathrm{HV}_{\text {out }} 7$ |
| 37 | $\mathrm{HV}_{\text {out }} 8$ |
| 38 | $\mathrm{HV}_{\text {out }} 9$ |
| 39 | $\mathrm{HV}_{\text {out }} 10$ |
| 40 | $\mathrm{HV}_{\text {out }} 11$ |
| 41 | $\mathrm{HV}_{\text {out }} 12$ |
| 42 | $\mathrm{HV}_{\text {out }} 13$ |
| 43 | $\mathrm{HV}_{\text {out }} 14$ |
| 44 | $\mathrm{HV}_{\text {out }} 15$ |

## 44-Lead PQFP Package Outline (PG)

### 10.00x10.00mm body, 2.35 mm height (max), 0.80mm pitch



Top View


Side View


View B

## Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c} \text { Dimension } \\ (\mathrm{mm}) \end{array}$ | MIN | 1.95* | 0.00 | 1.95 | 0.30 | 13.65* | 9.80* | 13.65* | 9.80* | $\begin{aligned} & 0.80 \\ & \text { BSC } \end{aligned}$ | 0.73 | $\begin{aligned} & 1.95 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 2.00 | - | 13.90 | 10.00 | 13.90 | 10.00 |  | 0.88 |  |  | $3.5^{\circ}$ |
|  | MAX | 2.35 | 0.25 | 2.10 | 0.45 | 14.15* | 10.20* | 14.15* | 10.20* |  | 1.03 |  |  | $7{ }^{\circ}$ |

JEDEC Registration MO-112, Variation AA-2, Issue B, Sep. 1995.

* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.
Supertex Doc. \#: DSPD-44PQFPPG, Version C041309.

## 44-Lead PLCC Package Outline (PJ) .653x.653in body, .180in height (max), .050in pitch



Horizontal Side View


Vertical Side View


View B

## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Actual shape of this feature may vary.

| Symbol |  | A | A1 | A2 | b | b1 | D | D1 | E | E1 | e | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (inches) | MIN | . 165 | . 090 | . 062 | . 013 | . 026 | . 685 | . 650 | . 685 | . 650 | $\begin{aligned} & .050 \\ & \text { BSC } \end{aligned}$ | . 025 |
|  | NOM | . 172 | . 105 | - | - | - | . 690 | . 653 | . 690 | . 653 |  | . 035 |
|  | MAX | . 180 | . 120 | . 083 | . 021 | . $036{ }^{+}$ | . 695 | . 656 | . 695 | . 656 |  | . 045 |

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.
$\dagger$ This dimension differs from the JEDEC drawing.
Drawings not to scale.
Supertex Doc. \#: DSPD-44PLCCPJ, Version F031111.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

