

# AN8050S


## IC for CD Multi Regulator

### Outline


The AN8050S is an integrated circuit designed for CD multi regulator. It provides +5V and -4.3V regulator output as well as two sets of dual tracking  $\pm 5V$  regulator.

### Features

- $\pm 5V$ , tracking regulator  
( $\pm 80mA$  and  $\pm 200mA$  with external transistor)  
+5V (50mA)
- Low voltage drop.
- -4.3V (10mA) output
- Reduced voltage sensing comparator built-in
- Thermal protector built-in. (Thermal Shut Down Circuit)



### Block Diagram



## ■ Pin

Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>EE</sub>	10	+5V Output
2	D-4.3V (4.3V Output)	11	Tr. Collector
3	Power Down	12	GND
4	Reset Signal Output	13	D+5V Output
5	Comp. Input	14	V <sub>CC</sub>
6	Comp. Output	15	NC
7	NC	16	A+5V Output
8	-5V Output	17	Audio GND
9	Tr. Collector	18	A-5V

■ Absolute Maximum Ratings (T<sub>a</sub>=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	10	V
	V <sub>EE</sub>	-10	
Supply Current	I <sub>CC</sub>	160	mA
	I <sub>EE</sub>	-100	
Power Dissipation	P <sub>D</sub>	420	mW
Power Down Pin Applied Voltage Tolerance	V <sub>stol</sub>	-0.3~V <sub>CC</sub>	V
Comparator Pin Applied Voltage Tolerance	V <sub>stol</sub>	-0.3~V <sub>CC</sub>	V
Operating Ambient Temperature	T <sub>opr</sub>	-20~+75	°C
Storage Temperature	T <sub>stg</sub>	-55~+125	°C

■ Electrical Characteristics (V<sub>CC</sub>=7V, V<sub>EE</sub>=-7V, T<sub>a</sub>=25°C)


Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
+5VA Output Voltage	V <sub>O16-17</sub>	1	I <sub>O</sub> =-50mA	4.75	5.0	5.25	V
-5VA Output Voltage	V <sub>O18-17</sub>	2	I <sub>O</sub> =50mA	-5.25	-5.0	-4.75	V
+5VD Output Voltage	V <sub>O13-12</sub>	3	I <sub>O</sub> =-30mA, V <sub>EE</sub> =-8V	4.80	5.50	5.30	V
+5VSW Output Voltage	V <sub>O11-12</sub>	7	PD=0V, I <sub>O</sub> =-100mA	4.75	5.0	5.25	V
-5VSW Output Voltage	V <sub>O9-12</sub>	7	PD=0V, I <sub>O</sub> =100mA	-5.30	-5.05	-4.80	V
-4.3VD Output Voltage	V <sub>O2-17</sub>	2	I <sub>O</sub> =2mA	-4.7	-4.3	-3.9	V
+5VA Minimum Input/Output Voltage Difference	V <sub>DROP16</sub>	1	V <sub>CC</sub> =5V, V <sub>EE</sub> =-5V, I <sub>O</sub> =-50mA	0		0.3	V
-5VA Minimum Input/Output Voltage Difference	V <sub>DROP18</sub>	2	V <sub>CC</sub> =7V, V <sub>EE</sub> =-5V, I <sub>O</sub> =50mA	0		0.3	V
+5VD Minimum Input/Output Voltage Difference	V <sub>DROP13</sub> *1	3	V <sub>CC</sub> =5V, V <sub>EE</sub> =-6V, I <sub>O</sub> =-30mA	0		0.3	V
-4.3VD Minimum Input/Output Voltage Difference	V <sub>DROP2</sub>	2	V <sub>CC</sub> =7V, V <sub>EE</sub> =-5V, I <sub>O</sub> =2mA	0.4		1.1	V
+5V Maximum Output Current	I <sub>OP16</sub>	1				-80	mA
-5V Maximum Output Current	I <sub>OP18</sub>	2		80			mA
+5VD Maximum Output Current	I <sub>OP13</sub>	3	V <sub>CC</sub> =7V, V <sub>EE</sub> =-8V			-50	mA
-4.3VD Maximum Output Current	I <sub>OP2</sub>	2		5			mA
+5VA Load Regulation	REB <sub>IL16</sub>	1	I <sub>O</sub> =0~-80mA			80	mV
-5VA Load Regulation	REB <sub>IL18</sub>	2	I <sub>O</sub> =0~80mA			80	mV
+5VD Load Regulation	REB <sub>IL13</sub>	3	I <sub>O</sub> =0~-50mA, V <sub>CC</sub> =7V, V <sub>EE</sub> =-8V			80	mV
+5VSW Load Regulation	REB <sub>IL11</sub>	7	I <sub>O</sub> =0~-200mA, T <sub>r</sub> . h <sub>FE</sub> =170			80	mV
-5VSW Load Regulation	REB <sub>IL9</sub>	7	I <sub>O</sub> =0~200mA, T <sub>r</sub> . h <sub>FE</sub> =170			80	mV
+5VD Line Regulation	REB <sub>IL16</sub>	1	I <sub>O</sub> =-50mA, V <sub>EE</sub> =-V <sub>CC</sub> , V <sub>CC</sub> =5.5V/9V			80	mV

Note) Operating Supply Voltage Range : V<sub>CC(oper)</sub>=±2~±9V (RST output is not be reversed in this Range.)


## ■ Electrical Characteristics (Cont'd) ( $V_{CC}=7V$ , $V_{EE}=-7V$ , $T_a=25^{\circ}C$ )

Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
-5VA Line Regulation	REB <sub>IN18</sub>	2	$V_{CC} = -V_{EE}$ , $V_{EE} = -5.5/9V$ , $I_0 = 50mA$			80	mV
+5VD Line Regulation	REB <sub>IN13</sub> *2	3	$V_{CC} = 5.5V/9V$ , $V_{EE} = -6V/-10V$ , $I_0 = -30mA$			80	mV
+5VSW Line Regulation	REB <sub>IN11</sub>	7	$I_0 = -100mA$ , $V_{CC} = -V_{EE}$ , $V_{EE} = -7V/-9V$			80	mV
-5VSW Line Regulation	REB <sub>IN9</sub>	7	$V_{CC} = -V_{EE}$ , $V_{EE} = -5.5/-9V$ , $I_0 = 100mA$			80	mV
-4.3VD Line Regulation	REB <sub>IN2</sub>	2	$V_{CC} = -V_{EE}$ , $V_{EE} = -5.5/-9V$ , $I_0 = 2mA$			80	mV
Quiescent Current	$I_Q$	6			10	18	mA
Bias Current+Side at Load	$I_{QL}$	6				30	mA
Reset Output "H" Level	$V_{OR(H)}$	4	$V_{CC} = 7V$ , $V_{EE} = -8V$ , $I_0 = -10\mu A$	4.0	4.8	5.25	V
Reset Output "L" Level	$V_{OR(L)}$	4	$V_{CC} = 4V$ , $V_{EE} = -4.1V$ , $I_0 = 0.5mA$	0	0.5	0.8	V
RST Reduced Voltage Sensing(+)	$V_{CCRES}$	4	$V_{EE} = -7V$	4.6	4.8	5.0	V
RST Reduced Voltage Sensing(-)	$V_{EERES}$	4	$V_{CC} = 7V$	-4.8	-4.6	-4.4	V
BATT COMP Operating Voltage	$V_{COMP}$	4	$V_{CC} = 7V$ , $V_{EE} = -8V$	2.80	2.92	3.04	V
Battery Indicated Output "H" Level	$V_{BATT(H)}$	4	$I_0 = 10\mu A$ , $V_{CC} = 7V$ , $V_{EE} = -8V$	4.0	4.8	5.25	V
Battery Indicated Output "L" Level	$V_{BATT(L)}$	4	$I_0 = 10\mu A$ , $V_{CC} = 7V$ , $V_{EE} = -8V$	0	0.5	0.8	V
Power Down Operating Voltage "H" Level	$V_{PD(H)}$	5	$V_{CC} = 7V$ , $V_{EE} = -8V$	3.0			V
Power Down Operating Voltage "L" Level	$V_{PD(L)}$	5	$V_{CC} = 7V$ , $V_{EE} = -8V$			1.2	V
Base Voltage at Power Down Operation -5VSW	$V_{10PD}$	5	$V_{CC} = 7V$ , $V_{EE} = -8V$	6.9			V

Note) Operating Supply Voltage Range :  $V_{CC(OPP)} = \pm 2 \sim \pm 9V$  (RST output is not be reversed in this range.)




**Test Circuit 1** ( $V_{O16-17}$ ,  $V_{DRO16}$ ,  $I_{OP16}$ ,  $REG_{IL16}$ ,  $REG_{IN16}$ )




Symbol	Test	Condition			
		$V_{CC}$	$V_{EE}$	SW1	SW2
$V_{O16-17}$	V1	7V	-7V	c	off
$V_{DRO16}$	V2	5V	-5V	c	on
$REG_{H16}$	V1	7V	-7V	a	off
$I_{OP16}$ , $REG_{IL16}$	$\Delta V1$	7V	-7V	b	off
$REG_{N16}$	V1	9V	-9V	c	off
$REG_{IN16}$	$\Delta V1$	5.5V	-5.5V	c	off

Test circuit 2 ( $V_{O18-17}, V_{O2-17}, V_{DROP2}$   
 $I_{OP18}, I_{OP2}, REG_{IL18}, REG_{IN18}, REG_{IN2}$ )




Test Circuit 3 ( $V_{O13-12}, V_{DROP13}, I_{OP13}$   
 $REG_{IL13}, REG_{IN13}$ )




Symbol	Test	Condition						
		V <sub>CC</sub>	V <sub>EE</sub>	SW <sub>1</sub>	SW <sub>2</sub>	SW <sub>3</sub>	SW <sub>4</sub>	SW <sub>5</sub>
V <sub>O18-17</sub>	V <sub>1</sub>	7V	-7V	c	off	a	c	off
V <sub>DROP18</sub>	V <sub>2</sub>	7V	-5V	c	on	a	c	off
I <sub>OP18</sub>	V <sub>1</sub>	7V	-7V	a	off	a	c	off
REG <sub>IL18</sub>	ΔV <sub>1</sub>	7V	-7V	b	off	a	c	off
I <sub>OP18</sub>	V <sub>1</sub>	7V	-7V	b	off	a	c	off
REG <sub>IN18</sub>	V <sub>1</sub>	9V	-9V	c	off	a	c	off
REG <sub>IN18</sub>	ΔV <sub>1</sub>	5.5V	-5.5V	c	off	a	c	off
V <sub>O2-17</sub>	V <sub>3</sub>	7V	-7V	a	off	b	c	off
V <sub>DROP2</sub>	V <sub>4</sub>	7V	-5V	a	off	b	c	on
I <sub>OP2</sub>	V <sub>3</sub>	7V	-7V	a	off	b	b	off
REG <sub>IN2</sub>	V <sub>3</sub>	9V	-9V	a	off	b	c	off
REG <sub>IN2</sub>	ΔV <sub>3</sub>	5.5V	-5.5V	a	off	b	c	off

Symbol	Test	Condition			
		V <sub>CC</sub>	V <sub>EE</sub>	SW1	SW2
V <sub>O13-12</sub>	V <sub>1</sub>	7V	-8V	c	off
V <sub>DROP13</sub>	V <sub>2</sub>	5V	-6V	c	on
REG <sub>IL13</sub>	V <sub>1</sub>	7V	-8V	a	off
I <sub>OP13</sub>	ΔV <sub>1</sub>	7V	-8V	b	off
REG <sub>IN13</sub>	V <sub>1</sub>	9V	-10V	c	off
REG <sub>IN13</sub>	ΔV <sub>1</sub>	5.5V	-6V	c	off

Test Circuit 4 ( $V_{OR(H)}, V_{OR(L)}, V_{CC RES},$   
 $V_{EE RES}, V_{COMP}, V_{BATT(H)}, V_{BATT(L)}$ )




Test Circuit 5 ( $V_{PD(H)}, V_{PD(L)}, V_{IOPD}$ )



Symbol	Test	Condition									
		V <sub>CC</sub>	V <sub>EE</sub>	SW <sub>1</sub>	SW <sub>2</sub>	SW <sub>3</sub>	IS <sub>1</sub>	VR	IS <sub>2</sub>	V <sub>1</sub>	V <sub>2</sub>
V <sub>OR(H)</sub>	V <sub>1</sub>	7V	-8V	on	a	off	-10μA	—	—	—	—
V <sub>OR(L)</sub>	V <sub>1</sub>	4V	4.1V	on	a	off	0.5mA	—	—	—	—
V <sub>CC RES</sub>	V <sub>CC</sub>	—	-7V	on	a	off	0mA	—	—	≤0.8V	—
V <sub>EE RES</sub>	V <sub>EE</sub>	7V	—	on	a	off	0mA	—	—	≤0.8V	—
V <sub>COMP</sub>	VR	7V	-8V	off	b	on	—	—	0mA	—	≤0.4V
V <sub>BATT(H)</sub>	V <sub>2</sub>	7V	-8V	off	b	on	—	1V	-10μA	—	—
V <sub>BATT(L)</sub>	V <sub>2</sub>	7V	-8V	off	b	on	—	4V	0.5mA	—	—

Symbol	Test	Condition				
		V <sub>CC</sub>	V <sub>EE</sub>	VR	VS	V <sub>1</sub>
V <sub>PD(H)</sub>	VR	7V	-8V	—	4.5V	≤5.6V
V <sub>PD(L)</sub>	VR	7V	-8V	—	4.5V	≥6.9V
V <sub>IOPD</sub>	V <sub>1</sub>	7V	-8V	7V	4.5V	—

Test Circuit 6 ( $I_Q, I_{QL}$ )




\*1 1 W  
\*2 1/2 W

Symbol	Test	Condition								
		$V_{CC}$	$V_{EE}$	SW <sub>1</sub>	SW <sub>2</sub>	SW <sub>3</sub>	SW <sub>4</sub>	SW <sub>5</sub>	SW <sub>6</sub>	SW <sub>7</sub>
$I_Q$	$I_{CC}$	7V	-7V	off	off	off	off	off	off	off
$I_{QL}$	$I_{B1}$	7V	-7V	off	off	off	off	off	off	on
$I_{QL}$	$I_{B2}$	7V	-7V	on	off	on	off	on	off	on

Note)  $I_Q = I_{CC}$ ,  $I_{QL} = I_{CC} + I_{B1} - I_{B2}$

Test Circuit 7 ( $V_{O11-12}, V_{O9-12}, REG_{IL11}, REG_{IL9}, REG_{IN11}, REG_{IN9}$ )



Symbol	Test	Condition			
		$V_{CC}$	$V_{EE}$	SW <sub>1</sub>	SW <sub>2</sub>
$V_{O11-12}$	$V_1$	7V	-7V	c	a
$REG_{IL11}$	$V_1$	7V	-7V	b	a
$REG_{IL11}$	$\Delta V_1$	7V	-7V	a	a
$REG_{IN11}$	$V_1$	7V	-7V	c	a
$REG_{IN11}$	$\Delta V_1$	9V	-9V	c	a
$V_{O9-12}$	$V_2$	5.5V	-5.5V	a	c
$REG_{IL9}$	$V_2$	7V	-7V	a	b
$REG_{IL9}$	$\Delta V_2$	7V	-7V	a	a
$REG_{IL9}$	$V_2$	9V	-9V	a	c
$REG_{IN9}$	$\Delta V_2$	5.5V	-5.5V	a	c

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.