## General Descriptions

BL0200 series are 2ch output LED driver IC for LED backlight, and it can do dimming to $0.02 \%$ by external PWM signal.

This IC realizes a high efficiency by the boost convertor control that absorbs variability on $\mathrm{V}_{\mathrm{F}}$.

The product easily achieves high cost-performance LED drive system with few external components and enhanced protection functions.

## Features and Benefit

## Boost convertor

- Current-Mode type PWM Control
- PWM frequency is 100 kHz or 200 kHz
- Maximum On Duty is $90 \%$


## LED current control

- Individual PWM Dimming Control
- Analog Dimming
- High contrast ratio is $1 / 5000$
- Accuracy of Reg output voltage is $\pm 1.5 \%$ or $\pm 2 \%$


## Protection functions

- Enable Function of IC (BL0202B, BL0202C)
- Error Signal Output (BL0200C)
- Overcurrent Protection for Boost Circuit (OCP)
-----------------------------------------------Pulse-by-pulse
- Overcurrent Protection for LED Output (LED_OCP)

- Overvoltage Protection (OVP) $\qquad$ Auto restart
- Output Open/Short Protection Auto restart
- Thermal Shutdown (TSD) $\qquad$ Auto restart


## Typical Application Circuit



## Package

SOP18

Not to scale

## Lineup

| Products | Frequency | $V_{\text {REG }}$ <br> Accuracy | Built-in Function |
| :---: | :---: | :---: | :--- |
| BL0202C | 200 kHz | $\pm 1.5 \%$ | Enable Function of <br> IC |
| BL0202B | 100 kHz | $\pm$ |  |
| BL0200C | 200 kHz | $\pm 2 \%$ | Error Signal Output |

## Applications

- LED backlights
- LED lighting etc.


## CONTENTS

Lineup ..... 1
Applications ..... 1

1. Absolute Maximum Ratings ..... 3
2. Electrical characteristics ..... 4
3. Functional Block Diagram ..... 6
4. Pin List Table ..... 7
5. Typical Application Circuit ..... 8
6. Package Diagram ..... 9
7. Marking Diagram ..... 9
8. Functional Description ..... 10
8.1 Startup Operation (BL0200C) ..... 10
8.2 Startup Operation (BL0202B, BL0202C) ..... 11
8.3 Constant Current Control Operation ..... 12
8.4 PWM Dimming Function ..... 13
8.5 Gate Drive ..... 13
8.6 Error Signal Output Function (BL0200C) ..... 14
8.7 Protection Function ..... 14
9. Design Notes ..... 18
9.1 Peripheral Components ..... 18
9.2 Inductor Design Parameters ..... 18
9.3 PCD Trace Layout and Component Placement ..... 19
10. Reference Design of Power Supply ..... 21
10.1 BL0202B ..... 21
10.2 BL0200C ..... 23
OPERATING PRECAUTIONS ..... 25
IMPORTANT NOTES ..... 26

## BL0200 Series

## 1. Absolute Maximum Ratings

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}$ is $25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test <br> Conditions | Pins | Rating | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| REG Pin Source Current | $\mathrm{I}_{\mathrm{REG}}$ |  | $1-9$ | -1 | mA |  |
| OVP Pin Voltage | $\mathrm{V}_{\mathrm{OVP}}$ |  | $2-9$ | -0.3 to 5 | V |  |
| PWM1 Pin Voltage | $\mathrm{V}_{\mathrm{PWM} 1}$ |  | $3-9$ | -0.3 to 5 | V |  |
| IFB1 Pin Clamp Current | $\mathrm{I}_{\mathrm{FB} 1}$ | Single pulse <br> $5 \mu \mathrm{~s}$ | $5-9$ | -10 | mA |  |
| OC1 Pin Voltage | $\mathrm{V}_{\mathrm{OC} 1}$ |  | $6-9$ | -0.3 to 5 | V |  |
| DRV1 Pin Voltage | $\mathrm{V}_{\mathrm{DRV} 1}$ |  | $7-9$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| SW1 Pin Voltage | $\mathrm{V}_{\mathrm{SW} 1}$ |  | $8-9$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| VCC Pin Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | $10-9$ | -0.3 to 20 | V |  |
| SW2 Pin Voltage | $\mathrm{V}_{\mathrm{SW} 2}$ |  | $11-9$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| DRV2 Pin Voltage | $\mathrm{V}_{\mathrm{DRV} 2}$ |  | $12-9$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| OC2 Pin Voltage | $\mathrm{V}_{\mathrm{OC} 2}$ |  | $13-9$ | -0.3 to 5 | V |  |
| IFB2 Pin Clamp Current | $\mathrm{I}_{\mathrm{FB} 2}$ | Single pulse <br> $5 \mu \mathrm{~s}$ | $14-9$ | -10 | mA |  |
| PWM2 Pin Voltage | $\mathrm{V}_{\mathrm{PWM} 2}$ |  | $16-9$ | -0.3 to 5 | V |  |
| EN Pin Voltage | $\mathrm{V}_{\mathrm{EN}}$ |  | $17-9$ | -0.3 to 5 | V | BL0202B <br> BL0202C |
| ER Pin Voltage | $\mathrm{V}_{\mathrm{ER}}$ |  | $17-9$ | -0.3 to $\mathrm{V}_{\mathrm{REG}}$ | V | BL0200C |
| VREF Pin Voltage | $\mathrm{V}_{\text {REF }}$ |  | $18-9$ | -0.3 to 5 | V |  |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{op}}$ |  | - | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | - | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |  |
|  |  |  |  |  |  |  |

## 2. Electrical characteristics

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}$ is $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$

| Parameter | Symbol | Test <br> Conditions | Pins | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Start / Stop Operation |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Start Voltage* | $\mathrm{V}_{\text {CC(ON) }}$ |  | 10-9 | 8.5 | 9.6 | 10.5 | V |  |
| Operation Stop Voltage | $\mathrm{V}_{\text {CC(OFF) }}$ |  | 10-9 | 7.8 | 8.6 | 9.2 | V | $\begin{aligned} & \hline \text { BL0202B } \\ & \text { BL0202C } \\ & \hline \end{aligned}$ |
|  |  |  |  | 8.0 | 9.1 | 10.0 |  | BL0200C |
| Circuit Current in Operation | $\mathrm{I}_{\text {CC(ON })}$ |  | 10-9 | - | 5.3 | 8.0 | mA |  |
| Circuit Current in Non-Operation | $\mathrm{I}_{\mathrm{CC}(\text { OFF })}$ | $\mathrm{V}_{\mathrm{CC}}=7.5 \mathrm{~V}$ | 10-9 | - | 70 | 200 | $\mu \mathrm{A}$ |  |
| REG Pin Output Voltage | $\mathrm{V}_{\text {REG }}$ |  | 1-9 | 4.925 | 5.000 | 5.075 | V | $\begin{aligned} & \hline \text { BL0202B } \\ & \text { BL0202C } \\ & \hline \end{aligned}$ |
|  |  |  |  | 4.9 | 5.0 | 5.1 |  | BL0200C |

## Oscillation

| PWM Operation Frequency | $\mathrm{f}_{\text {PWMI }}$ <br> $\mathrm{f}_{\text {PWM2 }}$ | $\begin{gathered} 7-9 \\ 12-9 \end{gathered}$ | 95 | 100 | 105 | kHz | BL0202B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 190 | 200 | 210 |  | $\begin{aligned} & \hline \text { BL0200C } \\ & \text { BL0202C } \end{aligned}$ |
| Maximum ON Duty | $\begin{aligned} & \mathrm{D}_{\mathrm{MAX} 1} \\ & \mathrm{D}_{\mathrm{MAX} 2} \\ & \hline \end{aligned}$ | $\begin{gathered} 7-9 \\ 12-9 \\ \hline \end{gathered}$ | 85 | 90 | 95 | \% |  |
| Minimum ON Time | $\mathrm{t}_{\mathrm{MIN} 1}$ <br> $\mathrm{t}_{\mathrm{MIN} 2}$ | $\begin{gathered} 7-9 \\ 12-9 \end{gathered}$ | 200 | 310 | 400 | ns |  |
| COMP Pin Voltage at Oscillation Start | $\mathrm{V}_{\text {COMP1(ON) }}$ $\mathrm{V}_{\text {COMP2(ON) }}$ | $\begin{gathered} 4-9 \\ 15-9 \end{gathered}$ | 0.35 | 0.50 | 0.65 | V |  |
| COMP Pin Voltage at Oscillation Stop | $\mathrm{V}_{\mathrm{COMPI}(\mathrm{OFF}}$ $\mathrm{V}_{\mathrm{COMP2}(\text { OFF }}$ | $\begin{gathered} 4-9 \\ 15-9 \\ \hline \end{gathered}$ | 0.10 | 0.25 | 0.40 | V |  |

VREF / IFB Pin

| VREF Pin Minimum Setting Voltage | $\mathrm{V}_{\text {REF(MIN) }}$ | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ | 18-9 | 0.05 | 0.25 | 0.45 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VREF Pin Maximum Setting Voltage | $\mathrm{V}_{\text {REF(MAX) }}$ | $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ | 18-9 | 1.75 | 2.00 | 2.35 | V |  |
| IFB Pin Voltage at COMP Charge Switching | $\mathrm{V}_{\mathrm{IFB} 1 \text { (COMP1) }}$ <br> $\mathrm{V}_{\mathrm{IFB} 2 \text { (COMP2) }}$ | $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ | $\begin{gathered} 5-9 \\ 14-9 \end{gathered}$ | 0.55 | 0.60 | 0.65 | V |  |
| IFB Pin Overcurrent Protection High Threshold Voltage | $\mathrm{V}_{\text {IFB } 1 \text { (OCH) }}$ $\mathrm{V}_{\text {IFB2(OCH) }}$ |  | $\begin{gathered} 5-9 \\ 14-9 \\ \hline \end{gathered}$ | 3.8 | 4.0 | 4.2 | V |  |
| IFB Pin Overcurrent Protection Low Threshold Voltage | $\mathrm{V}_{\text {IFB } 1(O C L)}$ $\mathrm{V}_{\text {IFB2(OCL) }}$ | $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ | $\begin{gathered} 5-9 \\ 14-9 \\ \hline \end{gathered}$ | 1.9 | 2.0 | 2.1 | V |  |
| IFB Pin Overcurrent Protection Release Threshold Voltage | $\mathrm{V}_{\text {IFB1(OCL-OFF) }}$ $\mathrm{V}_{\text {IFB2(OCL-OFF) }}$ | $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ | $\begin{gathered} 5-9 \\ 14-9 \end{gathered}$ | 1.5 | 1.6 | 1.7 | V |  |
| IFB Pin Voltage at Auto Restart Operation | $\mathrm{V}_{\text {IFBI(AR) }}$ <br> $\mathrm{V}_{\mathrm{IFB} 2(\mathrm{AR})}$ | $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ | $\begin{gathered} 5-9 \\ 14-9 \\ \hline \end{gathered}$ | 0.45 | 0.50 | 0.55 | V |  |
| IFB Pin Bias Current | $\mathrm{I}_{\mathrm{IFB} 1(\mathrm{~B})}$ $\mathrm{I}_{\mathrm{IFB} 2(\mathrm{~B})}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IFB} 1}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IFB} 2}=5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 5-9 \\ 14-9 \\ \hline \end{gathered}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
| Current Detection Threshold | $\mathrm{V}_{\mathrm{IFB} 1}$ | $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ | $5-9$ | 0.98 | 1.00 | 1.02 | V | $\begin{aligned} & \hline \text { BL0202B } \\ & \text { BL0202C } \\ & \hline \end{aligned}$ |
| Voltage | $\mathrm{V}_{\text {IFB2 }}$ |  | 14-9 | 0.985 | 1.000 | 1.015 |  | BL0200C |
| COMP Pin |  |  |  |  |  |  |  |  |
| COMP Pin Maximum Output Voltage | $\mathrm{V}_{\text {COMPI(MAX) }}$ <br> $\mathrm{V}_{\text {COMP2(MAX) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IFB} 1}=0.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IFB} 2}=0.7 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4-9 \\ 15-9 \\ \hline \end{gathered}$ | 4.8 | 5.0 | - | V |  |

[^0]| Parameter | Symbol | Test Conditions | Pins | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMP Pin Minimum Output Voltage | $\mathrm{V}_{\text {Compl(min) }}$ <br> $\mathrm{V}_{\text {COMP2(MIN) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IFB} 1}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IFB} 2}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 4-9 \\ 15-9 \end{gathered}$ | - | 0 | 0.2 | V |  |
| Transconductance | gm |  | - | - | 640 | - | $\mu \mathrm{S}$ |  |
| COMP Pin Source Current | $\mathrm{I}_{\mathrm{COMPI}(\mathrm{SRC})}$ $\mathrm{I}_{\mathrm{COMP2}(\mathrm{SRC})}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IFB} 1}=0.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IFB} 2}=0.7 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 4-9 \\ 15-9 \\ \hline \end{gathered}$ | -77 | -57 | -37 | $\mu \mathrm{A}$ |  |
| COMP Pin Sink Current | $\mathrm{I}_{\text {COMPI(SNK) }}$ <br> $\mathrm{I}_{\text {COMP2(SNK) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IFB} 1}=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IFB} 2}=1.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 4-9 \\ 15-9 \\ \hline \end{gathered}$ | 37 | 57 | 77 | $\mu \mathrm{A}$ |  |
| COMP Pin Charge Current at Startup | $\mathrm{I}_{\mathrm{COMPI}(\mathrm{S})}$ $\mathrm{I}_{\mathrm{COMP2(S)}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COMP1}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{COMP2} 2}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4-9 \\ 15-9 \\ \hline \end{gathered}$ | -19 | -11 | -3 | $\mu \mathrm{A}$ |  |
| COMP Pin Reset Current | $\mathrm{I}_{\mathrm{COMP1}(\mathrm{R})}$ <br> $\mathrm{I}_{\mathrm{COMP2}(\mathrm{R})}$ |  | $\begin{gathered} \hline 4-9 \\ 15-9 \\ \hline \end{gathered}$ | 200 | 360 | 520 | $\mu \mathrm{A}$ |  |
| EN Pin |  |  |  |  |  |  |  |  |
| Operation Start EN Pin Voltage | $\mathrm{V}_{\text {EN(ON) }}$ |  | 17-9 | 1.2 | 2.0 | 2.6 | V | $\begin{aligned} & \text { BL0202B } \\ & \text { BL0202C } \end{aligned}$ |
| Operation Stop EN Pin Voltage | $\mathrm{V}_{\text {EN(OFF) }}$ |  | 17-9 | 0.8 | 1.4 | 1.8 | V |  |
| EN Pin Sink Current | $\mathrm{I}_{\text {EN }}$ | $\mathrm{V}_{\mathrm{EN}}=3 \mathrm{~V}$ | 17-9 | 20 | 55 | 120 | $\mu \mathrm{A}$ |  |
| ER Pin |  |  |  |  |  |  |  |  |
| ER Pin Sink Current during Non-Alarm | $\mathrm{I}_{\mathrm{ER}}$ | $\mathrm{V}_{\mathrm{ER}}=1 \mathrm{~V}$ | 17-9 | 2.5 | 4.4 | 6.3 | mA | BL0200C |
| Boost Parts Overcurrent Protection (OCP) |  |  |  |  |  |  |  |  |
| OC Pin Overcurrent Protection Threshold Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OCP} 1} \\ & \mathrm{~V}_{\mathrm{OCP} 2} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {COMP1 }} \\ & =\mathrm{V}_{\text {CoMP2 }} \end{aligned}$ $=4.5 \mathrm{~V}$ | $\begin{gathered} 6-9 \\ 13-9 \end{gathered}$ | 0.57 | 0.60 | 0.63 | V |  |
| Overvoltage Protection (OVP) |  |  |  |  |  |  |  |  |
| OVP Pin Overvoltage Protection Threshold Voltage | $\mathrm{V}_{\text {OVP }}$ |  | $2-9$ | 2.85 | 3.00 | 3.15 | V |  |
| OVP Pin OVP Release Threshold Voltage | $\mathrm{V}_{\text {OVP(OFF) }}$ |  | 2-9 | 2.60 | 2.75 | 2.90 | V |  |
| PWM Pin |  |  |  |  |  |  |  |  |
| PWM Pin ON Threshold Voltage | $\mathrm{V}_{\mathrm{PWM1}(\mathrm{ON})}$ <br> $\mathrm{V}_{\text {PWM2(ON) }}$ |  | $\begin{gathered} \hline 3-9 \\ 16-9 \end{gathered}$ | 1.4 | 1.5 | 1.6 | V |  |
| PWM Pin OFF Threshold Voltage | $\mathrm{V}_{\text {PWM1 (OFF) }}$ $\mathrm{V}_{\mathrm{PWM} 2(\mathrm{OFF})}$ |  | $\begin{gathered} 3-9 \\ 16-9 \\ \hline \end{gathered}$ | 0.9 | 1.0 | 1.1 | V |  |
| PWM Pin Impedance | $\mathrm{R}_{\text {PWM1 }}$ <br> $\mathrm{R}_{\text {PWM2 }}$ |  | $\begin{gathered} \hline 3-9 \\ 16-9 \\ \hline \end{gathered}$ | 100 | 200 | 300 | $\mathrm{k} \Omega$ |  |
| SW / DRV Pin |  |  |  |  |  |  |  |  |
| SW Pin Source Current | $\mathrm{I}_{\text {SW1(SRC) }}$ $\mathrm{I}_{\mathrm{SW} \text { 2(SRC) }}$ |  | $\begin{gathered} 8-9 \\ 11-9 \end{gathered}$ | - | -85 | - | mA |  |
| SW Pin Sink Current | $\mathrm{I}_{\mathrm{SW} 1(\mathrm{SNK})}$ <br> $\mathrm{I}_{\mathrm{SW} 2(\mathrm{SNK})}$ |  | $\begin{gathered} 8-9 \\ 11-9 \\ \hline \end{gathered}$ | - | 220 | - | mA |  |
| DRV Pin Source Current | $\mathrm{I}_{\mathrm{DRV1(SRC)}}$ <br> $\mathrm{I}_{\mathrm{DRV} 2(\text { (SRC })}$ |  | $\begin{gathered} \hline 7-9 \\ 12-9 \\ \hline \end{gathered}$ | - | -0.36 | - | A |  |
| DRV Pin Sink Current | $\mathrm{I}_{\mathrm{DRV1} 1 \mathrm{SNK})}$ <br> $\mathrm{I}_{\mathrm{DRV} \text { (SNK) }}$ |  | $\begin{gathered} 7-9 \\ 12-9 \\ \hline \end{gathered}$ | - | 0.85 | - | A |  |
| Thermal Shutdown Protection (TSD) |  |  |  |  |  |  |  |  |
| Thermal Shutdown Activating Temperature | $\mathrm{T}_{\mathrm{j} \text { (TSD) }}$ |  | - | 125 | - | - | ${ }^{\circ} \mathrm{C}$ |  |
| Hysteresis Temperature of TSD | $\mathrm{T}_{\mathrm{j} \text { (TSD)HYS }}$ |  | - | - | 65 | - | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Resistance |  |  |  |  |  |  |  |  |
| Thermal Resistance from Junction to Ambient | $\theta_{\mathrm{j} \text {-A }}$ |  | - | - | - | 95 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

3. Functional Block Diagram

BL0202B, BL0202C


## BL0200C



## 4. Pin List Table


5. Typical Application Circuit


Figure 5-1 BL0202B and BL0202C Typical Application Circuit


Figure 5-2 BL0200C Typical Application Circuit

## 6. Package Diagram

- SOP18



## 7. Marking Diagram



## 8. Functional Description

- All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.
- With regard to current direction, " + " indicates sink current (toward the IC) and "-" indicates source current (from the IC).
- The IC incorporates two boost converter circuits in one package, and can independently control each output current.
- The operation of control circuit for LED_OUT1 is same operation as the control circuit for LED_OUT2.
When the one of output is not used, the control signal input pin (PWM, IFB and OC pin) of unused output should be connected to GND pin.


### 8.1 Startup Operation (BL0200C)

Figure 8-1 shows the VCC pin peripheral circuit. The VCC pin is the power supply input for control circuit from the external power supply.

When the VCC pin voltage increases to the Operation Start Voltage, $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}=9.6 \mathrm{~V}$, the control circuit starts operation. After that, when the PWM pin voltage exceeds the PWM Pin ON Threshold Voltage, $\mathrm{V}_{\mathrm{PWM}(\mathrm{ON})}$ of 1.5 V (less than absolute maximum voltage of 5 V ), the COMP Pin Charge Current at Startup, $\mathrm{I}_{\mathrm{COMP}(\mathrm{S})}=-11 \mu \mathrm{~A}$, flows from the COMP pin. This charge current flows to capacitors at the COMP pin. When the COMP pin voltage increases to the COMP Pin Voltage at Oscillation Start, $\mathrm{V}_{\mathrm{COMP}(\mathrm{ON})}=0.50 \mathrm{~V}$ or more, the control circuit starts switching operation.

As shown in Figure 8-2, when the VCC pin voltage decreases to the Operation Stop Voltage, $\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}=9.1 \mathrm{~V}$, the control circuit stops operation, by the UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.


Figure 8-1 VCC pin peripheral circuit


Figure 8-2 $\mathrm{V}_{\mathrm{CC}}$ versus $\mathrm{I}_{\mathrm{CC}}$

When the on-duty of the PWM dimming signal is small, the charge current at the COMP pin is controlled as follows in order to raise the output current quickly at startup.

Figure 8-3 shows the operation waveform with the PWM dimming signal at startup.


Figure 8-3 Startup operation during PWM dimming

While the IFB pin voltage increases to the IFB Pin Voltage at COMP Charge Switching, $\mathrm{V}_{\text {IFB(COMP.VR), }}$, a capacitors at the COMP pin are charged by $\mathrm{I}_{\mathrm{COMP(S)}}=-11$ $\mu \mathrm{A}$. During this period, they are charged by the COMP Pin Source Current, $\mathrm{I}_{\mathrm{COMP(SRC)}}=-57 \mu \mathrm{~A}$, when the PWM pin voltage is 1.5 V or more. Thus, the COMP pin voltage increases immediately. When the IFB pin voltage increases to $\mathrm{V}_{\mathrm{IFB}(\mathrm{CMPI.VR})}$ or more, the COMP pin source current is controlled according to the feedback amount, and the output current is controlled to be constant. The on-duty gradually becomes wide according to the
increase of the COMP pin voltage, and the output power increases (Soft start operation). Thus, power stresses on components are reduced.

When the VCC pin voltage decreases to the operation stop voltage or less, or the Auto Restart operation (see the Section 8.7 Protection Function) after protection is achieved, then the control circuit stops switching operation, and capacitors at the COMP pin are discharged by the COMP Pin Reset Current, $\mathrm{I}_{\mathrm{COMP}(\mathrm{R})}=360 \mu \mathrm{~A}$ simultaneously. The soft start operation is achieved at restart.

The IC is operated by Auto Restart 1 at startup operation. See the Section 8.7 Protection Function about the caution of startup operation.
$\mathrm{V}_{\text {IFB(COMP.VR) }}$ is determined by the VREF pin voltage, as shown in Figure 8-4. When VREF pin voltage is 1V, the value of $\mathrm{V}_{\mathrm{IFB}(\text { COMP.VR })}$ becomes 0.60 V .


Figure 8-4 VREF pin voltage versus IFB pin voltage at COMP charge switching

### 8.2 Startup Operation (BL0202B, BL0202C)

BL0202B and BL0202C have Enable Function. Figure $8-5$ shows the peripheral circuit of VCC pin and EN pin, Figure 8-6 shows the operational waveforms.

The VCC pin is the power supply input for control circuit from the external power supply. The EN pin is ON/OFF signal input from the external circuit.

When the both VCC pin voltage, $\mathrm{V}_{\mathrm{CC}}$, and EN pin voltage, $\mathrm{V}_{\mathrm{EN}}$, increase to the each operation voltage or more, the control circuit starts operation $\left(\mathrm{V}_{\mathrm{CC}} \geq\right.$ $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}=9.6 \mathrm{~V}$ and $\left.\mathrm{V}_{\mathrm{EN}} \geq \mathrm{V}_{\mathrm{EN}(\mathrm{ON})}=2.0 \mathrm{~V}\right)$.

After that, when the PWM pin voltage exceeds the PWM Pin ON Threshold Voltage, $\mathrm{V}_{\mathrm{PWM}(\mathrm{ON})}$ of 1.5 V (less than absolute maximum voltage of 5 V ), the COMP Pin Charge Current at Startup, $\mathrm{I}_{\mathrm{COMP}(\mathrm{S})}=-11 \mu \mathrm{~A}$, flows from the COMP pin. This charge current flows to capacitors at the COMP pin. When the COMP pin voltage increases to the COMP Pin Voltage at Oscillation Start, $\mathrm{V}_{\mathrm{COMP}(\mathrm{ON})}=0.50 \mathrm{~V}$ or more, the control circuit starts switching operation.

As shown in Figure 8-2, when the EN pin voltage decreases to the Operation Stop Voltage $\mathrm{V}_{\mathrm{EN}(\mathrm{OFF})}=1.4 \mathrm{~V}$ or less, the control circuit stops operation. And when the

VCC pin voltage decreases to the Operation Stop Voltage, $\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}=8.6 \mathrm{~V}$, the control circuit stops operation, by the UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.

The value of R39 connected to EN pin is set as follows;

$$
\begin{align*}
\mathrm{R} 39 & <\frac{\mathrm{V}_{\mathrm{EN} \_\mathrm{IN}}-\mathrm{V}_{\mathrm{EN}(\mathrm{ON})}(\max )}{\mathrm{I}_{\mathrm{EN}}(\max )} \\
& <\frac{\mathrm{V}_{\mathrm{EN} \_\mathrm{IN}}-2.6(\mathrm{~V})}{120(\mu \mathrm{~A})} \tag{8-1}
\end{align*}
$$

Where,
$\mathrm{V}_{\text {EN_IN }}$ is EN pin input voltage (less than absolute value of EN pin voltage, 5 V ). $\mathrm{V}_{\mathrm{EN}(\mathrm{ON})}(\max )$ is the maximum rating of EN Pin Operation Start Voltage. $\mathrm{I}_{\mathrm{EN}}(\max )$ is the maximum rating of EN Pin Sink Current.

In case $\mathrm{V}_{\text {EN_IN }}=3.5 \mathrm{~V}$, the value of R 39 should be set $7.5 \mathrm{k} \Omega$ or less.


Figure 8-5 The peripheral circuit of VCC pin and EN pin


Figure 8-6 Operational waveforms

When the on-duty of the PWM dimming signal is small, the charge current at the COMP pin is controlled as follows in order to raise the output current quickly at startup.

Figure 8-7 shows the operation waveform with the PWM dimming signal at startup.


Figure 8-7 Startup operation during PWM dimming

While the IFB pin voltage increases to the IFB Pin Voltage at COMP Charge Switching, $\mathrm{V}_{\mathrm{IFB}(\text { (СомP.VR) }}$, a capacitors at the COMP pin are charged by $\mathrm{I}_{\mathrm{COMP}(\mathrm{S})}=-11$ $\mu \mathrm{A}$. During this period, they are charged by the COMP Pin Source Current, $\mathrm{I}_{\mathrm{COMP}(\mathrm{SRC})}=-57 \mu \mathrm{~A}$, when the PWM pin voltage is 1.5 V or more. Thus, the COMP pin voltage increases immediately.

When the IFB pin voltage increases to $\mathrm{V}_{\mathrm{IFB}(\text { (COMP.VR) }}$ or more, the COMP pin source current is controlled according to the feedback amount, and the output current is controlled constant.

The on-duty gradually becomes wide according to the increase of the COMP pin voltage, and the output power increases (Soft start operation). Thus, power stresses on components are reduced.

When the VCC pin voltage or EN pin voltage decreases to the operation stop voltage or less, or the Auto Restart operation (see the Section 8.7 Protection Function) after protection is achieved, then the control circuit stops switching operation, and simultaneously
capacitors at the COMP pin are discharged by the COMP Pin Reset Current, $\mathrm{I}_{\mathrm{COMP}(\mathrm{R})}=360 \mu \mathrm{~A}$. Because the on-duty gradually becomes wide after cycling power to the IC, the soft start operation is achieved at restart.

The IC is operated by Auto Restart 1 at startup operation. See the Section 8.7 Protection Function about the caution of startup operation.
$\mathrm{V}_{\mathrm{IFB}(\mathrm{COMP.VR)}}$ is determined by the VREF pin voltage as shown in Figure 8-4.

### 8.3 Constant Current Control Operation

Figure 8-8 shows the IFB pin peripheral circuit.
When the dimming MOSFET (Q2, Q4) turns on, the LED output current, $\mathrm{I}_{\text {OUT(CC) }}$, is detected by the current detection resistor, R15 and R61. The IC compares the IFB pin voltage with the VREF pin voltage by the internal error amplifier, and controls the IFB pin voltage so that it gets close to the VREF pin voltage.

The reference voltage at the VREF pin is the divided voltage of the REG pin voltage, $\mathrm{V}_{\text {REG }}=5 \mathrm{~V}$, by R32 to R35, and thus this voltage can be externally adjusted.

The setting current, $\mathrm{I}_{\mathrm{OUT}(\mathrm{CC})}$, of the LED_OUT can be calculated as follows.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT} \text { (CC) })}=\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{\text {SEN }}} \tag{8-2}
\end{equation*}
$$

Where:
$\mathrm{V}_{\text {REF }}$ is the VREF pin voltage. The value is recommended to be 0.5 V to 2.0 V .
$\mathrm{R}_{\mathrm{ESN}}$ is the value of output current detection resistor


Figure 8-8 IFB pin peripheral circuit

### 8.4 PWM Dimming Function

Figure 8-9 shows the peripheral circuit of PWM pin and SW pin.

The PWM pin is used for the PWM dimming signal input. The SW pin drives the gate of external dimming MOSFET (Q2, Q4). The SW pin voltage is turned on / off by PWM signal and thus the dimming of LED is controlled by PWM signal input.

As shown in Figure 8-10, when the PWM pin voltage becomes the PWM Pin ON Threshold Voltage, $\mathrm{V}_{\mathrm{PWM}(\mathrm{ON})}=1.5 \mathrm{~V}$ or more, the SW pin voltage becomes $\mathrm{V}_{\text {CC }}$. When the PWM pin voltage becomes the PWM Pin OFF Threshold Voltage, $\mathrm{V}_{\mathrm{PWM}(\mathrm{OFF})}=1.0 \mathrm{~V}$ or less, the SW pin voltage becomes 0.1 V or less. The PWM pin has the absolute maximum voltage of -0.3 V to 5 V , and the input impedance, $\mathrm{R}_{\mathrm{PWM}}$, of $200 \mathrm{k} \Omega$.

The PWM dimming signal should meet these specifications and threshold voltages of $\mathrm{V}_{\mathrm{PWM}(\mathrm{ON})}$ and $\mathrm{V}_{\mathrm{PWM}(\mathrm{OFF})}$.


Figure 8-9 The peripheral circuit of PWM pin and SW pin.


Figure 8-10 The waveform of PWM pin and SW pin

### 8.5 Gate Drive

Figure 8-11 shows the peripheral circuit of DRV pin and SW pin and FSET pin. The DRV pin is for boost MOSFET, Q1 and Q3. The SW pin is for dimming MOSFET, Q2 and Q4. Table 8-1 shows drive voltages and currents of DRV pin and SW pin.

- Power MOSFET should be selected so that these $\mathrm{V}_{\mathrm{GS}(\mathrm{th})}$ threshold voltages are less than $\mathrm{V}_{\mathrm{CC}}$ enough over entire operating temperature range.
- Peripheral components of Power MOSFET, gate resistors and diode, affect losses of power MOSFET, gate waveform (ringing caused by the printed circuit board trace layout), EMI noise, and so forth, these values should be adjusted based on actual operation in the application.
- The resistors between gate and source (R19, R24, R47 and R63) are used to prevent malfunctions due to steep $\mathrm{dv} / \mathrm{dt}$ at turn-off of the power MOSFET, and these resistors are connected near each the gate of the power MOSFETs and the ground line side of the current detection resistance. The reference value of them is from $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$.

Table 8-1 Drive voltage and current

| Pins | Drive voltage, $\mathrm{V}_{\text {DRV }}$ |  | Drive current, $\mathrm{I}_{\mathrm{DRV}}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | High | Low | Source | Sink |
| DRV | $\mathrm{V}_{\mathrm{CC}}$ | $\leq 0.1 \mathrm{~V}$ | -0.36 A | 0.85 A |
| SW | $\mathrm{V}_{\mathrm{CC}}$ | $\leq 0.1 \mathrm{~V}$ | -85 mA | 220 mA |



Figure 8-11 The peripheral circuit of DRV pin, SW pin and FSET pin

### 8.6 Error Signal Output Function (BL0200C)

When an external circuit such as microcomputer uses the error signal output, configure the peripheral circuit of ER pin using the pull-up resistor, R40 and the protection resistor of ER pin, R39, as shown in Figure 8-12.

The ER pin is connected to internal switch. When the protection function is active, the internal switch becomes OFF and ER_OUT becomes REG pin voltage from 0 V .

The resistances of R39 and R40 are about $10 \mathrm{k} \Omega$.


Figure 8-12 ER pin peripheral circuit

## Auto Restart 1:

As shown in Figure 8-13, the IC repeats an intermitted oscillation operation, after the detection of any one of abnormal states 1 to 5 in Table 8-2. This intermitted oscillation is determined by $t_{\text {ARS } 1}$ or $t_{\text {ARS } 2}$, and $t_{\text {AROFF1 }}$.

The $t_{\text {ARS } 1}$ is an oscillation time in the first intermitted oscillation cycle, $\mathrm{T}_{\text {AR1 }}$. The $\mathrm{t}_{\text {ARS2 }}$ is an oscillation time in the second and subsequent intermitted oscillation cycle, $\mathrm{T}_{\mathrm{AR} 2}$. The $\mathrm{t}_{\text {AROFF1 }}$ is a non-oscillation time in all intermitted oscillation cycle.

In case PWM dimming frequency is low and the on-duty is small, the startup operation, the restart operation from on-duty $=0 \%$ and the restart operation from intermitted oscillation operation need a long time. Thus the value of $\mathrm{t}_{\mathrm{ARS} 1}$ and $\mathrm{t}_{\mathrm{ARS} 2}$ depend on frequency and on-duty of the PWM dimming signal, as shown in Figure 8-15 and Figure 8-16 for BL020×C, Figure 8-17 and Figure 8-18 for BL0202B.

Table 8-3 shows the Auto Restart 1 oscillation time, $\mathrm{t}_{\mathrm{ARS} 1}, \mathrm{t}_{\mathrm{ARS} 2}$, and the Auto Restart 1 non-oscillation time, $\mathrm{t}_{\mathrm{AROFF} 1}$, at on-duty $=100 \%$.

Table 8-3 Oscillation time and non-oscillation time (at on-duty $=100 \%$ )

|  | Oscillation <br> time, $\mathrm{t}_{\text {ARS1 }}$ | Oscillation <br> time, $\mathrm{t}_{\text {ARS2 }}$ | non-oscillation <br> time, $\mathrm{t}_{\text {AROFF1 }}$ |
| :---: | :---: | :---: | :---: |
| BL0200C <br> BL0202C | 31 ms | 20.5 ms | About 635 ms |
| BL0202B | 61.4 ms | 41.0 ms | About 1.3 s |

## Auto Restart 2:

As shown in Figure 8-14, the IC stops the switching operation immediately after the detection of abnormal states 6 or 7 in Table 8-2, and repeats an intermitted oscillation operation. In the intermitted oscillation cycle, the $t_{\text {ARSW }}$ is an oscillation time, the $t_{\text {AROFFl }}$ is a non-oscillation time.

The value of $t_{\text {ARSW }}$ is a few microseconds. The value of $t_{\text {ARS2 }}$ is derived from Figure $8-18$, and $t_{\text {AROFF2 }}$ is calculated as follows:

$$
\begin{equation*}
\mathrm{t}_{\text {AROFF } 2}=\mathrm{t}_{\text {ARS } 2}-\mathrm{t}_{\text {ARSW }}+\mathrm{t}_{\text {AROFF } 1} \tag{8-3}
\end{equation*}
$$

In case the on-duty is $100 \%$, the value of $t_{\text {AROFF2 }}$ becomes as follows:

L0200C, BL0202C:

$$
\mathrm{t}_{\mathrm{AROFF} 2} \fallingdotseq 20.5+635=655.5(\mathrm{~ms})
$$

BL0202B :

$$
\mathrm{t}_{\mathrm{AROFF} 2} \fallingdotseq 0.041+1.3=1.341(\mathrm{~s})
$$

## Auto Restart 3:

The IC stops the switching operation immediately after the detection of abnormal states 8 in Table 8-2, and keeps a non-oscillation.


Figure 8-13 Auto Restart 1


Figure 8-14 Auto Restart 2


Figure 8-15 PWM dimming on-duty vs. $\mathrm{t}_{\text {ARSI }}(\mathrm{BLO} 020 \times \mathrm{C})$


Figure 8-16 PWM dimming on-duty vs. $\mathrm{t}_{\text {ARS2 }}(\mathrm{BL} 020 \times \mathrm{C})$


Figure 8-17 PWM dimming on-duty vs. $\mathrm{t}_{\text {ARSI }}$ (BL0202B)


Figure 8-18 PWM dimming on-duty vs. $\mathrm{t}_{\mathrm{ARS} 2}$ (BL0202B)

The operating condition of Auto Restart 1 and 2 is as follows:

## < The operating condition of Auto Restart 1 >

The Auto Restart 1 is operated by the detection signals of the OC pin or IFB pin.

- Operation by the detection signal of OC pin:

When the OC pin voltage increase to the OC Pin Overcurrent Protection Threshold Voltage, $\mathrm{V}_{\mathrm{OCP}}=0.60 \mathrm{~V}$, or more, the operation of the IC switches to Auto Restart 1. When the fault condition is removed and the OC pin voltage decreases to under $\mathrm{V}_{\mathrm{OCP}}$, the IC returns to normal operation automatically.

- Operation by the detection signal of IFB pin: As shown in Figure 8-19, IFB pin has two types of threshold voltage. These threshold voltages depend on the VREF pin voltage, as shown in Figure 8-20.


Figure 8-19 IIFB pin threshold voltage and Auto Restart 1 operation
$\mathrm{V}_{\text {IFB(OCL.VR) }}$ : IFB Pin Overcurrent Protection Low Threshold Voltage
$\mathrm{V}_{\text {IFB(OCL-OFF.VR) }}$ :IFB Pin Overcurrent Protection Release Threshold Voltage
$\mathrm{V}_{\text {IFB(AR.VR) }}$ : IFB Pin Auto Restart Operation Threshold Voltage


1) In case IFB pin voltage increased

When the FB pin voltage increase to $\mathrm{V}_{\text {IFB(OCL.VR) }}$ in Figure 8-20, or more, the operation of the IC switches to Auto Restart 1. When the fault condition is removed and the IFB pin voltage decreases to $\mathrm{V}_{\text {IFB(OCl-off.VR) }}$ in Figure 8-20, or less, the IC returns to normal operation automatically.
2) In case IFB pin voltage decreased

When the FB pin voltage decrease to $\mathrm{V}_{\mathrm{IFB}(\mathrm{AR} . \mathrm{VR})}$ in Figure 8-20, or more, the operation of the IC switches to Auto Restart 1. When the fault condition is removed and the IFB pin voltage increases to above $\mathrm{V}_{\mathrm{IFB} \text { (СомP) }}$, the IC returns to normal operation automatically.

## < The operating condition of Auto Restart 2 >

The Auto Restart 2 is operated by the detection signal of the IFB pin.

As shown in Figure 8-21, when the FB pin voltage increase to the IFB Pin Overcurrent Protection High Threshold Voltage, $\mathrm{V}_{\mathrm{IFB}(\mathrm{OCH})}=4.0 \mathrm{~V}$, or more, the operation of the IC switches to Auto Restart 2, and the IC stops switching operation immediately. When the fault condition is removed and the IFB pin voltage decreases to under $\mathrm{V}_{\mathrm{IFB}(\mathrm{OCH})}$, the operation of the IC switches to Auto Restart 1.


Figure 8-21 IFB pin threshold voltage and Auto Restart 2 operation

## < Caution of startup operation >

When the LED current is low and the IFB pin voltage is less than $\mathrm{V}_{\mathrm{IFB}(\mathrm{AR} . \mathrm{BR})}$, during startup for example, the IC is operated by Auto Restart 1. If the startup time is too long, the IC operation becomes the intermitted oscillation by the Auto Restart 1. It becomes cause of the fault startup operation, thus the startup time should be set less than $\mathrm{t}_{\text {ARS } 1}$ in Figure 8-13.

The protection operation according to the abnormal states in Table 8-2 is described in detail as follows:

### 8.7.1 Overcurrent of Boost Converter Part (OCP)

When the OC pin detects the overcurrent of boost circuit, the IC switches to Auto Restart 1.

Figure 8-22 shows the peripheral circuit of OC pin. When the boost MOSFET (Q1, Q3) turns on, the current flowing to L 1 is detected by the current detection resistor (R20, R48), and the voltage on R4 is input to the OC pin. When the OC pin voltage increases to the OC Pin Overcurrent Protection Threshold Voltage, $\mathrm{V}_{\mathrm{OCP}}=0.60$ V or more, the on-duty becomes narrow by pulse-by-pulse basis, and the output power is limited.


Figure 8-22 OC pin peripheral circuit

### 8.7.2 Overcurrent of LED Output (LED_OCP)

Figure 8-23 shows the peripheral circuit of IFB pin and COMP pin.

When the dimming MOSFET (Q2, Q4) turns on, the output current is detected by the detection resistor (R15, R61). When the boost operation cannot be done by failure such as short circuits in LED string, the IFB pin voltage is increased by the increase of LED current. There are three types of operation modes in LED_OCP state.
(1) When the IFB pin voltage is increased by the increase of LED current, COMP pin voltage is decreases. In addition, when the COMP pin voltage decreases to the COMP Pin Voltage at Oscillation Stop, $\mathrm{V}_{\mathrm{COMP}(\mathrm{OFF})}=0.25 \mathrm{~V}$ or less, the IC stops switching operation, and limits the increase of the output current.
When IFB pin voltage is decreased by the decrease of LED current, COMP pin voltage increases. When COMP pin voltage becomes $\mathrm{V}_{\mathrm{COMP}(\mathrm{ON})}=0.50 \mathrm{~V}$ or more, the IC restarts switching operation.
(2) When IFB pin voltage becomes $\mathrm{V}_{\text {IFB(OCL.VR) }}$ or more (see Figure 8-20), the IC switches to Auto Restart 1.
(3) The LED current increases further and when the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage, $\mathrm{V}_{\mathrm{IFB}(\mathrm{OCH})}=4.0 \mathrm{~V}$ or more, the IC switches to Auto Restart 2.


Figure 8-23 The peripheral circuit of IFB pin and COMP pin

### 8.7.3 Overvoltage of LED_OUT (+) (OVP)

The OVP pin detects LED_OUT (+) voltage as shown in Figure 8-24.

When the LED_OUT (+) or the IFB pin is open and the OVP pin voltage increases to the OVP Pin Overvoltage Protection Threshold Voltage, $\mathrm{V}_{\text {OvP }}=3.00$ V, the IC immediately stops switching operation. When the OVP pin voltage decreases to the OVP Pin Overvoltage Protection Release Threshold Voltage, $\mathrm{V}_{\mathrm{OVP}(\text { OFF })}=2.75 \mathrm{~V}$ or the IFB pin voltage decreases to $\mathrm{V}_{\mathrm{IFB}(\mathrm{Ar.vR})}$ in Figure 8-20, then the IC switches to Auto Restart 1.


Figure 8-24 OVP pin peripheral circuit

### 8.7.4 Short Mode between LED_OUT(-) and GND

When the LED_OUT (-) and the GND are shorted, and the IFB pin voltage decreases to $\mathrm{V}_{\text {IFB(AR.VR) }}$ in Figure 8-20, then the IC switches to Auto Restart 1.

### 8.7.5 Short Mode of LED Current Detection Resistor ( $\mathbf{R}_{\text {SEN_S }}$ Short)

When the output current detection resistor (R15, R61), is shorted, the IFB pin voltage decreases. When the IFB pin voltage decreases to $\mathrm{V}_{\text {IFB(AR.vR) }}$ in Figure 8-20, then the IC switches to Auto Restart 1.

### 8.7.6 Short Mode of LED Output Both Ends

When the LED_OUT (+) and LED_OUT (-) are shorted, the short current flows through the output current detection resistor (R15, R61), while the dimming MOSFET (Q2, Q4) turns on. The IFB pin detects the voltage rise of the detection resistor. When the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage, $\mathrm{V}_{\mathrm{IFB}(\mathrm{OCH})}=4.0 \mathrm{~V}$ or more, the IC switches to Auto Restart 2.

### 8.7.7 Open Mode of LED Current Detection Resistor ( $\mathbf{R}_{\text {SEN_O }}$ Open)

When the output current detection resistor (R15, R61), is open, the IFB pin voltage increases. When the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage, $\mathrm{V}_{\mathrm{IFB}(\mathrm{OCH})}=4.0 \mathrm{~V}$ or more, the IC switches to Auto Restart 2.

### 8.7.8 Overtemperature of junction of IC (TSD)

When the temperature of the IC increases to $\mathrm{T}_{\mathrm{j}(\mathrm{TSD})}=125^{\circ} \mathrm{C}(\mathrm{min})$ or more, the TSD is activated, and the IC stops switching operation. When the junction temperature decreases by $\mathrm{T}_{\mathrm{j}(\mathrm{TSD})}-\mathrm{T}_{\mathrm{j}(\mathrm{TSD}) \mathrm{HYS}}$ after the fault condition is removed, the IC returns to normal operation automatically.

## 9. Design Notes

### 9.1 Peripheral Components

Take care to use the proper rating and proper type of components.

- Input and output electrolytic capacitors, C1, C2, C18 and C21
- Apply proper design margin to accommodate ripple current, voltage, and temperature rise.
- Use of high ripple current and low impedance types, designed for switch-mode power supplies, is recommended, depending on their purposes.
- Inductor, L1, L2
- Apply proper design margin to temperature rise by core loss and copper loss.
- Apply proper design margin to core saturation.
- Current detection resistors, R15, R20, R48 and R61

Choose a type of low internal inductance because a high frequency switching current flows to the current detection resistor, and of properly allowable dissipation.

### 9.2 Inductor Design Parameters

The CRM* or DCM* mode of boost converter with PWM dimming can improve the output current rise during PWM dimming.

* CRM is the critical conduction mode, DCM is the discontinuous conduction mode.
(1) On-duty Setting

The output voltage of boost converter is more than the input voltage. The on-duty, $\mathrm{D}_{\mathrm{ON}}$ can be calculated using following equation. The equality of the equation means the condition of CRM mode operation and the inequality means that of DCM mode operation.

$$
\begin{equation*}
\mathrm{D}_{\mathrm{ON}} \leq \frac{\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{OUT}}} \tag{9-1}
\end{equation*}
$$

## where:

$\mathrm{V}_{\text {IN }}$ is the minimum input voltage,
$\mathrm{V}_{\text {OUT }}$ is the maximum forward voltage drop of LED string.
$\mathrm{D}_{\mathrm{ON}}$ is selected by the above equation applied to CRM or DCM mode. In case $\mathrm{f}_{\mathrm{PWM}}=100 \mathrm{kHz}$, the range of $\mathrm{D}_{\mathrm{ON}}$ should be $3.1 \%$ to $90 \%$. In case $\mathrm{f}_{\mathrm{PWM}}=200 \mathrm{kHz}$, the range of $\mathrm{D}_{\mathrm{ON}}$ should be $6 \%$ to $90 \%$. (The minimum value results from the condition of $\mathrm{t}_{\mathrm{MIN}}$, and $\mathrm{f}_{\mathrm{PWM}}$. The maximum value is $\mathrm{D}_{\mathrm{MAX}}$ ).
(2) Inductance value, $L$

The inductance value, L, for DCM or CRM mode can be calculated as follow:

$$
\begin{equation*}
\mathrm{L} \leq \frac{\left(\mathrm{V}_{\mathrm{IN}} \times \mathrm{D}_{\mathrm{ON}}\right)^{2}}{2 \times \mathrm{I}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{PWM}} \times\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}\right)} \tag{9-2}
\end{equation*}
$$

where:
$\mathrm{I}_{\text {OUT }}$ is the maximum output current, $\mathrm{f}_{\mathrm{PWM}}$ is the maximum operation frequency of PWM
(3) Peak inductor current, $\mathrm{I}_{\mathrm{LP}}$

$$
\begin{equation*}
I_{\mathrm{LP}}=\frac{\mathrm{V}_{\mathrm{IN}} \times \mathrm{D}_{\mathrm{ON}}}{\mathrm{~L} \times \mathrm{f}_{\mathrm{PWM}}} \tag{9-3}
\end{equation*}
$$

(4) Inductor selection

The inductor should be applied the value of inductance, L, from equation (9-2) and the DC superimposition characteristics being higher than the peak inductor current, $\mathrm{I}_{\mathrm{LP}}$, from equation (9-3).

### 9.3 PCD Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace as shown in Figure 9-1 should be low impedance with small loop and wide trace.


Figure 9-1 High-frequency current loops (hatched areas)

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 9-2 shows the circuit design example of BL0200C.
(1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.
C 1 and C18 should be connected near the inductors, L1and L2, in order to reduce impedance of the high frequency current loop.
(2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be connected at a single point grounding of point A with a dedicated trace.
(3) Current Detection Resistor Trace Layout

R15, R20, R48 and R61 are current detection resistors.
The trace from the base of current detection resistor should be connected to the pin of IC with a dedicated trace.
(4) COMP pin Trace Layout for Compensation Component
The components connected to COMP pin are compensation components.
The trace of the compensation component should be connected as close as possible to COMP pin, to reduce the influence of noise.
(5) Bypass Capacitor Trace Layout on VCC , REG, and VREF pins
C8, C12 and C10 of bypass capacitors, connected to VCC, REG, and VREF pins respectively, should be connected as close as possible to the pin of IC, to reduce the influence of noise.
(6) Power MOSFET Gate Trace Layout

The resistor between gate and source, R19, R24, R47 and R63, should be connected near each the gate of the power MOSFETs and the ground line side of the current detection resistance.
Peripheral components of MOSFET, gate resistors and diodes, should be connected as close as possible between each the gate of the power MOSFETs and the pin of IC.


Figure 9-2 Peripheral circuit example around the IC (BL0200C)

## 10.Reference Design of Power Supply

As an example, the following show a power supply specification of BL0200C and BL0202B, circuit schematic, bill of materials, and transformer specification.

This reference design is the example of the value of parts, and should be adjusted based on actual operation in the application.

### 10.1 BL0202B

- BL0202B Features
- DRV pin oscillation frequency is 100 kHz
- Enable function
- Power Supply Specification

| IC | BL0202B |
| :--- | :--- |
| Input voltage | DC 24 V |
| Maximum output power | $40 \mathrm{~W}($ max.) |
| Output voltage | 50 V |
| Output current | $400 \mathrm{~mA} \times 2$ |

- Circuit

- Bill of Materials

| Symbol | Part type | Ratings ${ }^{(1)}$ | Recommended Sanken Parts | Symbol | Part type | Ratings ${ }^{(1)}$ | Recommended Sanken Parts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F1 | Fuse | 3 A |  | R4 | General, chip, 2012 | $11 \mathrm{k} \Omega$ |  |
| L1 | Inductor | $50 \mu \mathrm{H}, 3 \mathrm{~A}$ |  | R5-R14 | General, chip, 2012 | Open |  |
| L2 | Inductor | $50 \mu \mathrm{H}, 3 \mathrm{~A}$ |  | R15 | General | $1.35 \Omega, 1 \mathrm{~W}$ |  |
| D1 | Fast recovery | $200 \mathrm{~V}, 1.5 \mathrm{~A}$ | EL 1Z | R16 | General, chip, 2012 | $10 \Omega$ |  |
| D2 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R17 | General, chip, 2012 | $100 \Omega$ |  |
| D3 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R18 ${ }^{(2)}$ | General, chip, 2012 | $100 \Omega$ |  |
| D6 | Fast recovery | $200 \mathrm{~V}, 1.5 \mathrm{~A}$ | EL 1Z | R19 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| D7 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R20 | General | $0.22 \Omega, 2 \mathrm{~W}$ |  |
| D8 |  | $200 \mathrm{~V}, 1 \mathrm{~A}$ | AL01Z | R21 | General, chip, 2012 | $470 \Omega$ |  |
| D10 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R22 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| Q1 | Power MOSFET | $\begin{array}{\|l\|} \hline 200 \mathrm{~V}, \\ 45 \mathrm{~m} \Omega \text { (typ.) } \\ \hline \end{array}$ | SKP202 | R23 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| Q2 | Power MOSFET | $\begin{array}{\|l\|} \hline 100 \mathrm{~V}, \\ 1 \Omega \text { (typ.) } \\ \hline \end{array}$ |  | R24 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| Q3 | Power MOSFET | $\begin{array}{\|l\|} \hline 200 \mathrm{~V}, \\ 45 \mathrm{~m} \Omega \text { (typ.) } \\ \hline \end{array}$ | SKP202 | R25 | General, chip, 2012 | $1 \mathrm{k} \Omega$ |  |
| Q4 | Power MOSFET | $\begin{aligned} & 100 \mathrm{~V}, \\ & 1 \Omega \text { (typ.) } \end{aligned}$ |  | R26 | General, chip, 2012 | $33 \mathrm{k} \Omega$ |  |
| C1 | Electrolytic | $50 \mathrm{~V}, 22 \mu \mathrm{~F}$ |  | R27 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C2 | Electrolytic | $100 \mathrm{~V}, 100 \mu \mathrm{~F}$ |  | R32 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C3 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R33 | General, chip, 2012 | $0 \Omega$ |  |
| C4 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R34 | General, chip, 2012 | $82 \mathrm{k} \Omega$ |  |
| C5 | Ceramic, chip, 2012 | 10 nF |  | R35 ${ }^{(2)}$ | General, chip, 2012 | $560 \Omega$ |  |
| C6 | Ceramic, chip, 2012 | 470 pF |  | R37 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C7 | Electrolytic | $50 \mathrm{~V}, 100 \mu \mathrm{~F}$ |  | R38 | General, chip, 2012 | $1 \mathrm{k} \Omega$ |  |
| C8 | Ceramic, chip, 2012 | $50 \mathrm{~V}, 0.1 \mu \mathrm{~F}$ |  | R39 | General, chip, 2012 | $\begin{aligned} & 5 \mathrm{k} \Omega \\ & \left(\mathrm{~V}_{\mathrm{EN}}=3.5 \mathrm{~V}\right) \end{aligned}$ |  |
| C9 | Ceramic, chip, 2012 | $50 \mathrm{~V}, 0.1 \mu \mathrm{~F}$ |  | R40 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C10 | Ceramic, chip, 2012 | $0.1 \mu \mathrm{~F}$ |  | R41 ${ }^{(2)}$ | General, chip, 2012 | $22 \mathrm{k} \Omega$ |  |
| C11 | Ceramic, chip, 2012 | 470 pF |  | R42 ${ }^{(2)}$ | General, chip, 2012 | $22 \mathrm{k} \Omega$ |  |
| C12 | Ceramic, chip, 2012 | $0.1 \mu \mathrm{~F}$ |  | R44 | General, chip, 2012 | $10 \Omega$ |  |
| C13 ${ }^{(2)}$ | Ceramic, chip, 2012 | $0.047 \mu \mathrm{~F}$ |  | R45 | General, chip, 2012 | $100 \Omega$ |  |
| C14 ${ }^{(2)}$ | Ceramic, chip, 2012 | 2200 pF |  | R46 ${ }^{(2)}$ | General, chip, 2012 | $100 \Omega$ |  |
| C15 ${ }^{(2)}$ | Ceramic, chip, 2012 | $0.047 \mu \mathrm{~F}$ |  | R47 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C16 ${ }^{(2)}$ | Ceramic, chip, 2012 | 2200 pF |  | R48 | General | $0.22 \Omega, 2 \mathrm{~W}$ |  |
| C18 | Electrolytic | $100 \mathrm{~V}, 100 \mu \mathrm{~F}$ |  | R49 | General, chip, 2012 | $470 \Omega$ |  |
| C19 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R50 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| C20 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R51-R60 | General, chip, 2012 | Open |  |
| C21 | Electrolytic | $50 \mathrm{~V}, 22 \mu \mathrm{~F}$ |  | R61 | General | $1.35 \Omega, 1 \mathrm{~W}$ |  |
| C22 | Ceramic, chip, 2012 | $0.1 \mu \mathrm{~F}$ |  | R62 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| R1 ${ }^{(3)}$ | General, chip, 2012 | $110 \mathrm{k} \Omega$ |  | R63 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| R2 ${ }^{\text {(3) }}$ | General, chip, 2012 | $110 \mathrm{k} \Omega$ |  | U1 | IC |  | BL0202B |
| R3 ${ }^{(3)}$ | General, chip, 2012 | $0 \Omega$ |  |  |  |  |  |

${ }^{(1)}$ Unless otherwise specified, the voltage rating of capacitor is 50 V or less, and the power rating of resistor is $1 / 8 \mathrm{~W}$ or less.
${ }^{(2)}$ It is necessary to be adjusted based on actual operation in the application.
${ }^{(3)}$ Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

### 10.2 BL0200C

- BL0200C Features
- DRV pin oscillation frequency is 200 kHz
- Error signal output
- Power Supply Specification

| IC | BL0200C |
| :--- | :--- |
| Input voltage | DC 24 V |
| Maximum output power | 40 W (max.) |
| Output voltage | 50 V |
| Output current | $400 \mathrm{~mA} \times 2$ |

- Circuit Schematic

- Bill of Materials

| Symbol | Part type | Ratings ${ }^{(1)}$ | Recommended Sanken Parts | Symbol | Part type | Ratings ${ }^{(1)}$ | Recommended Sanken Parts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F1 | Fuse | 3 A |  | R5-R14 | General, chip, 2012 | Open |  |
| L1 | Inductor | $25 \mu \mathrm{H}, 3 \mathrm{~A}$ |  | R15 | General | $1.35 \Omega, 1 \mathrm{~W}$ |  |
| L2 | Inductor | $25 \mu \mathrm{H}, 3 \mathrm{~A}$ |  | R16 | General, chip, 2012 | $10 \Omega$ |  |
| D1 | Fast recovery | $200 \mathrm{~V}, 1.5 \mathrm{~A}$ | EL 1Z | R17 | General, chip, 2012 | $100 \Omega$ |  |
| D2 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R18 (2) | General, chip, 2012 | $100 \Omega$ |  |
| D3 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R19 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| D6 | Fast recovery | $200 \mathrm{~V}, 1.5 \mathrm{~A}$ | EL 1Z | R20 | General | $0.22 \Omega, 2 \mathrm{~W}$ |  |
| D7 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R21 | General, chip, 2012 | $470 \Omega$ |  |
| D8 |  | $200 \mathrm{~V}, 1 \mathrm{~A}$ | AL01Z | R22 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| D9 |  | $200 \mathrm{~V}, 1 \mathrm{~A}$ | AL01Z | R23 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| D10 | Schottky | $30 \mathrm{~V}, 1 \mathrm{~A}$ | SJPA-D3 | R24 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| Q1 | Power MOSFET | $\begin{array}{\|l\|} \hline 200 \mathrm{~V}, \\ 45 \mathrm{~m} \Omega \text { (typ.) } \\ \hline \end{array}$ | SKP202 | R25 | General, chip, 2012 | $1 \mathrm{k} \Omega$ |  |
| Q2 | Power MOSFET | $\begin{array}{\|l} \hline 100 \mathrm{~V}, \\ 1 \Omega \text { (typ.) } \\ \hline \end{array}$ |  | R26 | General, chip, 2012 | $33 \mathrm{k} \Omega$ |  |
| Q3 | Power MOSFET | $\begin{array}{\|l\|} \hline 200 \mathrm{~V}, \\ 45 \mathrm{~m} \Omega \text { (typ.) } \\ \hline \end{array}$ | SKP202 | R27 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| Q4 | Power MOSFET | $\begin{array}{\|l\|} \hline 100 \mathrm{~V}, \\ 1 \Omega \text { (typ.) } \\ \hline \end{array}$ |  | R28 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| Q5 | PNP Transistor | $-50 \mathrm{~V}, 0.1 \mathrm{~A}$ |  | R29 | General, chip, 2012 | $12 \mathrm{k} \Omega$ |  |
| Q6 | NPN Transistor | $50 \mathrm{~V}, 0.1 \mathrm{~A}$ |  | R30 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C1 | Electrolytic | $50 \mathrm{~V}, 22 \mu \mathrm{~F}$ |  | R31 | General, chip, 2012 | $15 \mathrm{k} \Omega$ |  |
| C2 | Electrolytic | $100 \mathrm{~V}, 47 \mu \mathrm{~F}$ |  | R32 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C3 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R33 | General, chip, 2012 | $0 \Omega$ |  |
| C4 ${ }^{\text {(2) }}$ | Ceramic, chip, 2012 | 100 pF |  | R34 | General, chip, 2012 | $82 \mathrm{k} \Omega$ |  |
| C5 | Ceramic, chip, 2012 | 10 nF |  | R35 | General, chip, 2012 | $560 \Omega$ |  |
| C6 | Ceramic, chip, 2012 | 470 pF |  | R36 | General, chip, 2012 | $33 \mathrm{k} \Omega$ |  |
| C7 | Electrolytic | $50 \mathrm{~V}, 100 \mu \mathrm{~F}$ |  | R37 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C8 | Ceramic, chip, 2012 | $50 \mathrm{~V}, 0.1 \mu \mathrm{~F}$ |  | R38 | General, chip, 2012 | $1 \mathrm{k} \Omega$ |  |
| C9 | Ceramic, chip, 2012 | $50 \mathrm{~V}, 0.1 \mu \mathrm{~F}$ |  | R39 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C10 | Ceramic, chip, 2012 | $0.1 \mu \mathrm{~F}$ |  | R40 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C11 | Ceramic, chip, 2012 | 470 pF |  | R41 ${ }^{(2)}$ | General, chip, 2012 | $22 \mathrm{k} \Omega$ |  |
| C12 | Ceramic, chip, 2012 | $0.1 \mu \mathrm{~F}$ |  | R42 (2) | General, chip, 2012 | $22 \mathrm{k} \Omega$ |  |
| C13 ${ }^{(2)}$ | Ceramic, chip, 2012 | $0.047 \mu \mathrm{~F}$ |  | R44 | General, chip, 2012 | $10 \Omega$ |  |
| C14 ${ }^{(2)}$ | Ceramic, chip, 2012 | 2200 pF |  | R45 | General, chip, 2012 | $100 \Omega$ |  |
| C15 ${ }^{(2)}$ | Ceramic, chip, 2012 | $0.047 \mu \mathrm{~F}$ |  | R46 ${ }^{(2)}$ | General, chip, 2012 | $100 \Omega$ |  |
| C16 ${ }^{(2)}$ | Ceramic, chip, 2012 | 2200 pF |  | R47 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| C18 | Electrolytic | $100 \mathrm{~V}, 47 \mu \mathrm{~F}$ |  | R48 | General | $0.22 \Omega, 2 \mathrm{~W}$ |  |
| C19 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R49 | General, chip, 2012 | $470 \Omega$ |  |
| C20 ${ }^{(2)}$ | Ceramic, chip, 2012 | 100 pF |  | R50 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| C21 | Electrolytic | $50 \mathrm{~V}, 22 \mu \mathrm{~F}$ |  | R51-R60 | General, chip, 2012 | Open |  |
| R1 ${ }^{(3)}$ | General, chip, 2012 | $110 \mathrm{k} \Omega$ |  | R61 | General | $1.35 \Omega, 1 \mathrm{~W}$ |  |
| R2 ${ }^{(3)}$ | General, chip, 2012 | $110 \mathrm{k} \Omega$ |  | R62 | General, chip, 2012 | $1.5 \mathrm{k} \Omega$ |  |
| R3 ${ }^{(3)}$ | General, chip, 2012 | $0 \Omega$ |  | R63 | General, chip, 2012 | $10 \mathrm{k} \Omega$ |  |
| R4 | General, chip, 2012 | $11 \mathrm{k} \Omega$ |  | U1 | IC |  | BL0200C |

${ }^{(1)}$ Unless otherwise specified, the voltage rating of capacitor is 50 V or less, and the power rating of resistor is $1 / 8 \mathrm{~W}$ or less.
${ }^{(2)}$ It is necessary to be adjusted based on actual operation in the application.
${ }^{(3)}$ Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

## OPERATING PRECAUTIONS

In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration. In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

## Cautions for Storage

- Ensure that storage conditions comply with the standard temperature ( 5 to $35^{\circ} \mathrm{C}$ ) and the standard relative humidity (around 40 to $75 \%$ ); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of the products that have been stored for a long time.


## Cautions for Testing and Handling

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between the product pins, and wrong connections. Ensure all test parameters are within the ratings specified by Sanken for the products.

## Soldering

- When soldering the products, please be sure to minimize the working time, within the following limits:
- $260 \pm 5^{\circ} \mathrm{C} \quad 10 \pm 1 \mathrm{~s}$ (Flow, 2 times)
- $380 \pm 10^{\circ} \mathrm{C} \quad 3.5 \pm 0.5 \mathrm{~s}$ (Soldering iron, 1 time)


## Electrostatic Discharge

- When handling the products, the operator must be grounded. Grounded wrist straps worn should have at least $1 \mathrm{M} \Omega$ of resistance from the operator to ground to prevent shock hazard, and it should be placed near the operator.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in order to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in Sanken shipping containers or conductive containers, or be wrapped in aluminum foil.


## IMPORTANT NOTES

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application and operation examples described in this document are quoted for the sole purpose of reference for the use of the products herein and Sanken can assume no responsibility for any infringement of industrial property rights, intellectual property rights or any other rights of Sanken or any third party which may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).
When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.
The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.
- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.


[^0]:    * $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}>\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}$

