# High Efficiency For LED Backlight 2ch LED Driver IC BL0200 Series



### **General Descriptions**

BL0200 series are 2ch output LED driver IC for LED backlight, and it can do dimming to 0.02 % by external PWM signal.

This IC realizes a high efficiency by the boost convertor control that absorbs variability on  $V_{\rm F}$ .

The product easily achieves high cost-performance LED drive system with few external components and enhanced protection functions.

### **Package**

SOP18



Not to scale

### **Features and Benefit**

#### **Boost convertor**

- Current-Mode type PWM Control
- PWM frequency is 100 kHz or 200 kHz
- Maximum On Duty is 90 %

### LED current control

- Individual PWM Dimming Control
- Analog Dimming
- High contrast ratio is 1 / 5000
- Accuracy of Reg output voltage is  $\pm 1.5$  % or  $\pm 2$  %

### **Protection functions**

- Enable Function of IC (BL0202B, BL0202C)
- Error Signal Output (BL0200C)
- Overcurrent Protection for Boost Circuit (OCP)
   ------Pulse-by-pulse
- Overcurrent Protection for LED Output (LED\_OCP)
- Overvoltage Protection (OVP) ------ Auto restart
- Output Open/Short Protection ----- Auto restart
- Thermal Shutdown (TSD)------ Auto restart


# Lineup


Products	Frequency	V <sub>REG</sub> Accuracy	Built-in Function
BL0202C	200 kHz	+ 1.5 %	Enable Function of
BL0202B	100 kHz	± 1.5 %	IC
BL0200C	200 kHz	± 2 %	Error Signal Output

# **Applications**

- LED backlights
- LED lighting etc.

# **Typical Application Circuit**





BL0200-DS Rev.2.3 May. 15, 2014

# **CONTENTS**

Lir	eup		1				
Ap	plicati	ons	1				
1.	Absolute Maximum Ratings 3						
2.	Elect	rical characteristics	4				
3.	Func	tional Block Diagram	6				
4.	Pin L	ist Table	7				
5.	Typic	cal Application Circuit	8				
6.	Packa	age Diagram	9				
7.	Mark	ing Diagram	9				
8.	Func	tional Description					
	8.1	Startup Operation (BL0200C)	10				
	8.2	Startup Operation (BL0202B, BL0202C)	11				
	8.3	Constant Current Control Operation					
	8.4	PWM Dimming Function					
	8.5	Gate Drive					
	8.6	Error Signal Output Function (BL0200C)	14				
	<b>8.7</b>	Protection Function	14				
9.	Desig	n Notes	18				
	9.1	Peripheral Components	18				
	9.2	Inductor Design Parameters					
	9.3	PCD Trace Layout and Component Placement	19				
10.	Refer	rence Design of Power Supply	21				
	10.1	BL0202B	21				
	10.2	BL0200C	23				
OP	ERAT	TING PRECAUTIONS	25				
IM	PORT	'ANT NOTES	26				

# 1. Absolute Maximum Ratings

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified, T<sub>A</sub> is 25 °C

Parameter Parameter	Symbol	Test Conditions	Pins	Rating	Unit	Notes
REG Pin Source Current	$I_{REG}$		1 – 9	- 1	mA	
OVP Pin Voltage	V <sub>OVP</sub>		2-9	- 0.3 to 5	V	
PWM1 Pin Voltage	$V_{\mathrm{PWM1}}$		3 – 9	- 0.3 to 5	V	
IFB1 Pin Clamp Current	$I_{FB1}$	Single pulse 5 µs	5 – 9	- 10	mA	
OC1 Pin Voltage	$V_{OC1}$		6 – 9	- 0.3 to 5	V	
DRV1 Pin Voltage	$V_{DRV1}$		7 – 9	$-0.3$ to $V_{CC} + 0.3$	V	
SW1 Pin Voltage	$V_{SW1}$		8 – 9	$-0.3$ to $V_{CC} + 0.3$	V	
VCC Pin Voltage	$V_{CC}$		10 – 9	- 0.3 to 20	V	
SW2 Pin Voltage	$V_{\rm SW2}$		11 – 9	$-0.3$ to $V_{CC} + 0.3$	V	
DRV2 Pin Voltage	$V_{DRV2}$		12 – 9	$-0.3$ to $V_{CC} + 0.3$	V	
OC2 Pin Voltage	V <sub>OC2</sub>		13 – 9	- 0.3 to 5	V	
IFB2 Pin Clamp Current	$I_{FB2}$	Single pulse 5 µs	14 – 9	- 10	mA	
PWM2 Pin Voltage	$V_{\text{PWM2}}$		16 – 9	- 0.3 to 5	V	
EN Pin Voltage	$V_{\text{EN}}$		17 – 9	- 0.3 to 5	V	BL0202B BL0202C
ER Pin Voltage	$V_{\text{ER}}$		17 – 9	$-0.3$ to $V_{\text{REG}}$	V	BL0200C
VREF Pin Voltage	$V_{REF}$		18 – 9	- 0.3 to 5	V	
Operating Ambient Temperature	$T_{op}$		_	- 40 to 85	°C	
Storage Temperature	$T_{\rm stg}$		ı	- 40 to 125	°C	
Junction Temperature	$T_{j}$		ı	150	°C	

# 2. Electrical characteristics

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified,  $T_A$  is 25 °C,  $V_{CC}$  = 12 V


Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Unit	Notes
Start / Stop Operation								
Operation Start Voltage*	V <sub>CC(ON)</sub>		10 – 9	8.5	9.6	10.5	V	
Operation Stop Voltage	V <sub>CC(OFF)</sub>		10 – 9	7.8	8.6	9.2	V	BL0202B BL0202C
operation stop voltage	· CC(OFF)		10 )	8.0	9.1	10.0	] ' [	BL0200C
Circuit Current in Operation	I <sub>CC(ON)</sub>		10 – 9	_	5.3	8.0	mA	
Circuit Current in Non-Operation	$I_{\text{CC(OFF)}}$	$V_{CC} = 7.5 \text{ V}$	10 – 9	_	70	200	μΑ	
REG Pin Output Voltage	$V_{REG}$		1 – 9	4.925	5.000	5.075	V	BL0202B BL0202C
0. 20. 4				4.9	5.0	5.1		BL0200C
Oscillation								
PWM Operation Frequency	$f_{\mathrm{PWM1}}$		7 – 9	95	100	105	kHz	BL0202B
r www Operation Prequency	$f_{PWM2}$		12 – 9	190	200	210	KIIZ	BL0200C BL0202C
Maximum ON Duty	$egin{array}{c} D_{MAX1} \ D_{MAX2} \end{array}$		7 – 9 12 – 9	85	90	95	%	
Minimum ON Time	$t_{ m MIN1} \ t_{ m MIN2}$		7 – 9 12 – 9	200	310	400	ns	
COMP Pin Voltage at Oscillation Start	V <sub>COMP1(ON)</sub>		4 – 9 15 – 9	0.35	0.50	0.65	V	
COMP Pin Voltage at Oscillation Stop	$\begin{matrix} V_{COMP2(ON)} \\ V_{COMP1(OFF)} \\ V_{COMP2(OFF)} \end{matrix}$		4 – 9 15 – 9	0.10	0.25	0.40	V	
VREF / IFB Pin	· COMF2(OFF)		10 /	l .				
VREF Pin Minimum Setting Voltage	V <sub>REF(MIN)</sub>	$V_{REF} = 0 V$	18 – 9	0.05	0.25	0.45	V	
VREF Pin Maximum Setting Voltage	V <sub>REF(MAX)</sub>	V <sub>REF</sub> = 5 V	18 – 9	1.75	2.00	2.35	V	
IFB Pin Voltage at COMP Charge Switching	$V_{IFB1(COMP1)}$ $V_{IFB2(COMP2)}$	V <sub>REF</sub> = 1 V	5 – 9 14 – 9	0.55	0.60	0.65	V	
IFB Pin Overcurrent Protection High Threshold Voltage	$V_{IFB1(OCH)}$ $V_{IFB2(OCH)}$		5 – 9 14 – 9	3.8	4.0	4.2	V	
IFB Pin Overcurrent Protection Low Threshold Voltage	$V_{IFB1(OCL)}$ $V_{IFB2(OCL)}$	$V_{REF} = 1 V$	5 – 9 14 – 9	1.9	2.0	2.1	V	
IFB Pin Overcurrent Protection Release Threshold Voltage	$\begin{matrix} V_{IFB1(OCL\text{-}OFF)} \\ V_{IFB2(OCL\text{-}OFF)} \end{matrix}$	$V_{REF} = 1 V$	5 – 9 14 – 9	1.5	1.6	1.7	V	
IFB Pin Voltage at Auto Restart Operation	$\begin{matrix} V_{IFB1(AR)} \\ V_{IFB2(AR)} \end{matrix}$	$V_{REF} = 1 V$	5 – 9 14 – 9	0.45	0.50	0.55	V	
IFB Pin Bias Current	$I_{IFB1(B)} \\ I_{IFB2(B)}$	$V_{IFB1} = 5 V$ $V_{IFB2} = 5 V$	5 – 9 14 – 9	_	_	1	μΑ	
Current Detection Threshold Voltage	$egin{array}{c} V_{IFB1} \ V_{IFB2} \end{array}$	$V_{REF} = 1 V$	5 – 9 14 – 9	0.98	1.00	1.02	V	BL0202B BL0202C
	, ILP7		-1 /	0.985	1.000	1.015		BL0200C
COMP Pin	T			1		· ·		
COMP Pin Maximum Output Voltage	$V_{\text{COMP1(MAX)}}$ $V_{\text{COMP2(MAX)}}$	$\begin{aligned} V_{IFB1} &= 0.7 \text{ V} \\ V_{IFB2} &= 0.7 \text{ V} \end{aligned}$	4 – 9 15 – 9	4.8	5.0	_	V	

<sup>\*</sup>  $V_{CC(ON)} > V_{CC(OFF)}$ 


Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Unit	Notes
COMP Pin Minimum Output Voltage	V <sub>COMP1(MIN)</sub> V <sub>COMP2(MIN)</sub>	$V_{IFB1} = 2.0 \text{ V} $ $V_{IFB2} = 2.0 \text{ V} $	4 – 9 15 – 9	-	0	0.2	V	
Transconductance	gm		_	_	640	_	μS	
COMP Pin Source Current	$I_{COMP1(SRC)} \\ I_{COMP2(SRC)}$	$V_{IFB1} = 0.7 V$ $V_{IFB2} = 0.7 V$	4 – 9 15 – 9	-77	-57	-37	μA	
COMP Pin Sink Current	$I_{COMP1(SNK)} \\ I_{COMP2(SNK)}$	$V_{IFB1} = 1.5 V$ $V_{IFB2} = 1.5 V$	4 – 9 15 – 9	37	57	77	μΑ	
COMP Pin Charge Current at Startup	$I_{COMP1(S)} \\ I_{COMP2(S)}$	$V_{COMP1} = 0 V$ $V_{COMP2} = 0 V$	4 – 9 15 – 9	-19	-11	-3	μA	
COMP Pin Reset Current	$I_{COMP1(R)} \\ I_{COMP2(R)}$		4 – 9 15 – 9	200	360	520	μA	
EN Pin								
Operation Start EN Pin Voltage	V <sub>EN(ON)</sub>		17 – 9	1.2	2.0	2.6	V	
Operation Stop EN Pin Voltage	V <sub>EN(OFF)</sub>		17 – 9	0.8	1.4	1.8	V	BL0202B BL0202C
EN Pin Sink Current	$I_{EN}$	$V_{EN} = 3 \text{ V}$	17 – 9	20	55	120	μΑ	BL0202C
ER Pin							I	I .
ER Pin Sink Current during Non-Alarm	$I_{ER}$	$V_{ER} = 1 V$	17 – 9	2.5	4.4	6.3	mA	BL0200C
<b>Boost Parts Overcurrent Protect</b>	ction (OCP)							
OC Pin Overcurrent Protection Threshold Voltage	$V_{\mathrm{OCP1}} \ V_{\mathrm{OCP2}}$	$V_{COMP1} = V_{COMP2} = 4.5 \text{ V}$	6-9 13-9	0.57	0.60	0.63	V	
Overvoltage Protection (OVP)	•							•
OVP Pin Overvoltage Protection Threshold Voltage	V <sub>OVP</sub>		2-9	2.85	3.00	3.15	V	
OVP Pin OVP Release Threshold Voltage	V <sub>OVP(OFF)</sub>		2 – 9	2.60	2.75	2.90	V	
PWM Pin								
PWM Pin ON Threshold Voltage	$V_{PWM1(ON)} \ V_{PWM2(ON)}$		3 – 9 16 – 9	1.4	1.5	1.6	V	
PWM Pin OFF Threshold Voltage	$V_{PWM1(OFF)}$ $V_{PWM2(OFF)}$		3 – 9 16 – 9	0.9	1.0	1.1	V	
PWM Pin Impedance	R <sub>PWM1</sub> R <sub>PWM2</sub>		3 – 9 16 – 9	100	200	300	kΩ	
SW / DRV Pin								
SW Pin Source Current	$I_{SW1(SRC)} \\ I_{SW2(SRC)}$		8 – 9 11 – 9	_	-85	ı	mA	
SW Pin Sink Current	$I_{SW1(SNK)} \\ I_{SW2(SNK)}$		8 – 9 11 – 9	_	220	ı	mA	
DRV Pin Source Current	$I_{DRV1(SRC)} \\ I_{DRV2(SRC)}$		7 – 9 12 – 9	_	-0.36	ĺ	A	
DRV Pin Sink Current	$I_{DRV1(SNK)} \\ I_{DRV2(SNK)}$		7 – 9 12 – 9	_	0.85	-	A	
<b>Thermal Shutdown Protection</b>						_		
Thermal Shutdown Activating Temperature	$T_{j(TSD)}$		_	125	_	_	°C	
Hysteresis Temperature of TSD	$T_{j(TSD)HYS}$		-	_	65	_	°C	
Thermal Resistance								
Thermal Resistance from Junction to Ambient	$\theta_{ ext{j-A}}$		_	_	_	95	°C/W	

# 3. Functional Block Diagram


BL0202B, BL0202C



### BL0200C



# 4. Pin List Table



Number	Name	Function
1	REG	Internal regulator output
R 2	OVP	Overvoltage detection signal input
3	PWM1	PWM dimming signal input (1)
4	COMP1	Phase compensation and soft-start setting (1)
5	IFB1	Feedback signal input of current detection (1)
6	OC1	Current mode control signal input (1) and overcurrent protection signal input (1)
7	DRV1	Boost MOSFET gate drive output (1)
8	SW1	Dimming MOSFET gate drive output (1)
9	GND	Ground
10	VCC	Power supply voltage input
11	SW2	Dimming MOSFET gate drive output (2)
12	DRV2	Boost MOSFET gate drive output (2)
13	OC2	Current mode control signal input (2) and overcurrent protection signal input (2)
14	IFB2	Feedback signal input of current detection (2)
15	COMP2	Phase compensation and soft-start setting (2)
16	PWM2	PWM dimming signal input (2)
17	EN ER	Enable signal input (BL0202B, BL0202C) Error signal output (BL0200C)
18	VREF	Detection voltage setting

# 5. Typical Application Circuit




Figure 5-1 BL0202B and BL0202C Typical Application Circuit






Figure 5-2 BL0200C Typical Application Circuit

# 6. Package Diagram

• SOP18



# 7. Marking Diagram



### 8. Functional Description

- All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.
- With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).
- The IC incorporates two boost converter circuits in one package, and can independently control each output current.
- The operation of control circuit for LED\_OUT1 is same operation as the control circuit for LED\_OUT2.
   When the one of output is not used, the control signal input pin (PWM, IFB and OC pin) of unused output should be connected to GND pin.

# 8.1 Startup Operation (BL0200C)

Figure 8-1 shows the VCC pin peripheral circuit. The VCC pin is the power supply input for control circuit from the external power supply.

When the VCC pin voltage increases to the Operation Start Voltage,  $V_{CC(ON)} = 9.6$  V, the control circuit starts operation. After that, when the PWM pin voltage exceeds the PWM Pin ON Threshold Voltage,  $V_{PWM(ON)}$  of 1.5 V (less than absolute maximum voltage of 5 V), the COMP Pin Charge Current at Startup,  $I_{COMP(S)} = -11~\mu A$ , flows from the COMP pin. This charge current flows to capacitors at the COMP pin. When the COMP pin voltage increases to the COMP Pin Voltage at Oscillation Start,  $V_{COMP(ON)} = 0.50~V$  or more, the control circuit starts switching operation.

As shown in Figure 8-2, when the VCC pin voltage decreases to the Operation Stop Voltage,  $V_{\text{CC(OFF)}} = 9.1 \text{ V}$ , the control circuit stops operation, by the UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 8-1 VCC pin peripheral circuit




Figure 8-2 V<sub>CC</sub> versus I<sub>CC</sub>

When the on-duty of the PWM dimming signal is small, the charge current at the COMP pin is controlled as follows in order to raise the output current quickly at startup.

Figure 8-3 shows the operation waveform with the PWM dimming signal at startup.




Figure 8-3 Startup operation during PWM dimming

While the IFB pin voltage increases to the IFB Pin Voltage at COMP Charge Switching,  $V_{IFB(COMP.VR)}$ , a capacitors at the COMP pin are charged by  $I_{COMP(S)} = -11$   $\mu A$ . During this period, they are charged by the COMP Pin Source Current,  $I_{COMP(SRC)} = -57$   $\mu A$ , when the PWM pin voltage is 1.5 V or more. Thus, the COMP pin voltage increases immediately. When the IFB pin voltage increases to  $V_{IFB(CMP1.VR)}$  or more, the COMP pin source current is controlled according to the feedback amount, and the output current is controlled to be constant. The on-duty gradually becomes wide according to the

increase of the COMP pin voltage, and the output power increases (Soft start operation). Thus, power stresses on components are reduced.

When the VCC pin voltage decreases to the operation stop voltage or less, or the Auto Restart operation (see the Section 8.7 Protection Function) after protection is achieved, then the control circuit stops switching operation, and capacitors at the COMP pin are discharged by the COMP Pin Reset Current,  $I_{COMP(R)} = 360~\mu A$  simultaneously. The soft start operation is achieved at restart.

The IC is operated by Auto Restart 1 at startup operation. See the Section 8.7 Protection Function about the caution of startup operation.

 $V_{\rm IFB(COMP.VR)}$  is determined by the VREF pin voltage, as shown in Figure 8-4. When VREF pin voltage is 1V, the value of  $V_{\rm IFB(COMP.VR)}$  becomes 0.60 V.




Figure 8-4 VREF pin voltage versus IFB pin voltage at COMP charge switching

# 8.2 Startup Operation (BL0202B, BL0202C)

BL0202B and BL0202C have Enable Function. Figure 8-5 shows the peripheral circuit of VCC pin and EN pin, Figure 8-6 shows the operational waveforms.

The VCC pin is the power supply input for control circuit from the external power supply. The EN pin is ON/OFF signal input from the external circuit.

When the both VCC pin voltage,  $V_{CC}$ , and EN pin voltage,  $V_{EN}$ , increase to the each operation voltage or more, the control circuit starts operation ( $V_{CC} \geq V_{CC(ON)} = 9.6 \ V$  and  $V_{EN} \geq V_{EN(ON)} = 2.0 \ V$ ).

After that, when the PWM pin voltage exceeds the PWM Pin ON Threshold Voltage,  $V_{PWM(ON)}$  of 1.5 V (less than absolute maximum voltage of 5 V), the COMP Pin Charge Current at Startup,  $I_{COMP(S)} = -11~\mu A$ , flows from the COMP pin. This charge current flows to capacitors at the COMP pin. When the COMP pin voltage increases to the COMP Pin Voltage at Oscillation Start,  $V_{COMP(ON)} = 0.50~V$  or more, the control circuit starts switching operation.

As shown in Figure 8-2, when the EN pin voltage decreases to the Operation Stop Voltage  $V_{\text{EN(OFF)}} = 1.4 \text{ V}$  or less, the control circuit stops operation. And when the

VCC pin voltage decreases to the Operation Stop Voltage,  $V_{\text{CC(OFF)}} = 8.6 \text{ V}$ , the control circuit stops operation, by the UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.

The value of R39 connected to EN pin is set as follows;

$$R39 < \frac{V_{\text{EN\_IN}} - V_{\text{EN(ON)}}(\text{max})}{I_{\text{EN}}(\text{max})}$$

$$< \frac{V_{\text{EN\_IN}} - 2.6(V)}{120(\mu A)}$$
(8-1)

Where,

 $V_{EN\_IN}$  is EN pin input voltage (less than absolute value of EN pin voltage, 5 V ).  $V_{EN(ON)}(max)$  is the maximum rating of EN Pin Operation Start Voltage.  $I_{EN}(max)$  is the maximum rating of EN Pin Sink Current.

In case  $V_{EN\_IN}=3.5V$ , the value of R39 should be set 7.5 k $\Omega$  or less.




Figure 8-5 The peripheral circuit of VCC pin and EN pin




Figure 8-6 Operational waveforms

When the on-duty of the PWM dimming signal is small, the charge current at the COMP pin is controlled as follows in order to raise the output current quickly at startup.

Figure 8-7 shows the operation waveform with the PWM dimming signal at startup.




Figure 8-7 Startup operation during PWM dimming

While the IFB pin voltage increases to the IFB Pin Voltage at COMP Charge Switching,  $V_{IFB(COMP.VR)}$ , a capacitors at the COMP pin are charged by  $I_{COMP(S)} = -11$   $\mu A$ . During this period, they are charged by the COMP Pin Source Current,  $I_{COMP(SRC)} = -57$   $\mu A$ , when the PWM pin voltage is 1.5 V or more. Thus, the COMP pin voltage increases immediately.

When the IFB pin voltage increases to  $V_{\rm IFB(COMP,VR)}$  or more, the COMP pin source current is controlled according to the feedback amount, and the output current is controlled constant.

The on-duty gradually becomes wide according to the increase of the COMP pin voltage, and the output power increases (Soft start operation). Thus, power stresses on components are reduced.

When the VCC pin voltage or EN pin voltage decreases to the operation stop voltage or less, or the Auto Restart operation (see the Section 8.7 Protection Function) after protection is achieved, then the control circuit stops switching operation, and simultaneously

capacitors at the COMP pin are discharged by the COMP Pin Reset Current,  $I_{COMP(R)} = 360 \mu A$ . Because the on-duty gradually becomes wide after cycling power to the IC, the soft start operation is achieved at restart.

The IC is operated by Auto Restart 1 at startup operation. See the Section 8.7 Protection Function about the caution of startup operation.

 $V_{\text{IFB(COMP.VR)}}$  is determined by the VREF pin voltage as shown in Figure 8-4.

### **8.3** Constant Current Control Operation

Figure 8-8 shows the IFB pin peripheral circuit.

When the dimming MOSFET (Q2, Q4) turns on, the LED output current, I<sub>OUT(CC)</sub>, is detected by the current detection resistor, R15 and R61. The IC compares the IFB pin voltage with the VREF pin voltage by the internal error amplifier, and controls the IFB pin voltage so that it gets close to the VREF pin voltage.

The reference voltage at the VREF pin is the divided voltage of the REG pin voltage,  $V_{REG} = 5 \text{ V}$ , by R32 to R35, and thus this voltage can be externally adjusted.

The setting current,  $I_{OUT(CC)}$ , of the LED\_OUT can be calculated as follows.

$$I_{OUT(CC)} = \frac{V_{REF}}{R_{SEN}}$$
 (8-2)

Where:

 $V_{\text{REF}}$  is the VREF pin voltage. The value is recommended to be 0.5 V to 2.0 V.

R<sub>ESN</sub> is the value of output current detection resistor




Figure 8-8 IFB pin peripheral circuit

### **8.4 PWM Dimming Function**

Figure 8-9 shows the peripheral circuit of PWM pin and SW pin.

The PWM pin is used for the PWM dimming signal input. The SW pin drives the gate of external dimming MOSFET (Q2, Q4). The SW pin voltage is turned on / off by PWM signal and thus the dimming of LED is controlled by PWM signal input.

As shown in Figure 8-10, when the PWM pin voltage becomes the PWM Pin ON Threshold Voltage,  $V_{PWM(ON)}\!=\!1.5$  V or more, the SW pin voltage becomes  $V_{CC}$ . When the PWM pin voltage becomes the PWM Pin OFF Threshold Voltage,  $V_{PWM(OFF)}\!=\!1.0$  V or less, the SW pin voltage becomes 0.1 V or less. The PWM pin has the absolute maximum voltage of -0.3 V to 5 V, and the input impedance,  $R_{PWM}$ , of  $200~k\Omega$ .

The PWM dimming signal should meet these specifications and threshold voltages of  $V_{\text{PWM}(\text{OFF})}$ .




Figure 8-9 The peripheral circuit of PWM pin and SW pin.




Figure 8-10 The waveform of PWM pin and SW pin

### 8.5 Gate Drive

Figure 8-11 shows the peripheral circuit of DRV pin and SW pin and FSET pin. The DRV pin is for boost MOSFET, Q1 and Q3. The SW pin is for dimming MOSFET, Q2 and Q4. Table 8-1 shows drive voltages and currents of DRV pin and SW pin.

- Power MOSFET should be selected so that these
   V<sub>GS(th)</sub> threshold voltages are less than V<sub>CC</sub> enough
   over entire operating temperature range.
- Peripheral components of Power MOSFET, gate resistors and diode, affect losses of power MOSFET, gate waveform (ringing caused by the printed circuit board trace layout), EMI noise, and so forth, these values should be adjusted based on actual operation in the application.
- The resistors between gate and source (R19, R24, R47 and R63) are used to prevent malfunctions due to steep dv/dt at turn-off of the power MOSFET, and these resistors are connected near each the gate of the power MOSFETs and the ground line side of the current detection resistance. The reference value of them is from  $10 \text{ k}\Omega$  to  $100 \text{ k}\Omega$ .

Table 8-1 Drive voltage and current

Pins	Drive volt	age, V <sub>DRV</sub>	Drive current, I <sub>DRV</sub>		
FIIIS	High	Low	Source	Sink	
DRV	$V_{CC}$	≤ 0.1 V	-0.36 A	0.85 A	
SW	$V_{CC}$	≤ 0.1 V	−85 mA	220 mA	




Figure 8-11 The peripheral circuit of DRV pin, SW pin and FSET pin

### 8.6 Error Signal Output Function (BL0200C)

When an external circuit such as microcomputer uses the error signal output, configure the peripheral circuit of ER pin using the pull-up resistor, R40 and the protection resistor of ER pin, R39, as shown in Figure 8-12.

The ER pin is connected to internal switch. When the protection function is active, the internal switch becomes OFF and ER\_OUT becomes REG pin voltage from 0 V.

The resistances of R39 and R40 are about 10 k $\Omega$ .




Figure 8-12 ER pin peripheral circuit

### **8.7 Protection Function**

As shown in Table 8-2, the IC performs protection operations according to kind of abnormal state. In all protection functions, when the fault condition is removed, the IC returns to normal operation automatically. The intermitted oscillation operation reduces stress on the power MOSFET, the secondary rectifier diode, and so forth.

Table 8-2 Relationship between a kind of abnormal state and protection operations

	Abnormal States	Protection Operations
1	Overcurrent of boost circuit (OCP)	
2	Overcurrent of LED output (LED_OCP)	
3	Overvoltage of LED_OUT(+) (OVP)	Auto Restart 1
4	Short mode between LED_OUT(-) and GND	
5	Short mode of LED current detection resistor (R <sub>SEN</sub> _Short)	
6	Short mode of both ends of LED output	Auto
7	Open mode of LED current detection resistor (R <sub>SEN</sub> _Open)	Restart 2
8	Overtemperature of junction of IC (TSD)	Auto Restart 3

### **Auto Restart 1:**

As shown in Figure 8-13, the IC repeats an intermitted oscillation operation, after the detection of any one of abnormal states 1 to 5 in Table 8-2. This intermitted oscillation is determined by  $t_{ARS1}$  or  $t_{ARS2}$ , and  $t_{AROFF1}$ .

The  $t_{ARS1}$  is an oscillation time in the first intermitted oscillation cycle,  $T_{AR1}$ . The  $t_{ARS2}$  is an oscillation time in the second and subsequent intermitted oscillation cycle,  $T_{AR2}$ . The  $t_{AROFF1}$  is a non-oscillation time in all intermitted oscillation cycle.

In case PWM dimming frequency is low and the on-duty is small, the startup operation, the restart operation from on-duty = 0 % and the restart operation from intermitted oscillation operation need a long time. Thus the value of  $t_{ARS1}$  and  $t_{ARS2}$  depend on frequency and on-duty of the PWM dimming signal, as shown in Figure 8-15 and Figure 8-16 for BL020×C, Figure 8-17 and Figure 8-18 for BL0202B.

Table 8-3 shows the Auto Restart 1 oscillation time,  $t_{ARS1}$ ,  $t_{ARS2}$ , and the Auto Restart 1 non-oscillation time,  $t_{AROFF1}$ , at on-duty = 100 %.

Table 8-3 Oscillation time and non-oscillation time (at on-duty = 100 %)

	Oscillation	Oscillation	non-oscillation
	time, t <sub>ARS1</sub>	time, t <sub>ARS2</sub>	time, t <sub>AROFF1</sub>
BL0200C BL0202C	31 ms	20.5 ms	About 635 ms
BL0202B	61.4 ms	41.0 ms	About 1.3 s

### **Auto Restart 2:**

As shown in Figure 8-14, the IC stops the switching operation immediately after the detection of abnormal states 6 or 7 in Table 8-2, and repeats an intermitted oscillation operation. In the intermitted oscillation cycle, the  $t_{ARSW}$  is an oscillation time, the  $t_{AROFF1}$  is a non-oscillation time.

The value of  $t_{ARSW}$  is a few microseconds. The value of  $t_{ARS2}$  is derived from Figure 8-18, and  $t_{AROFF2}$  is calculated as follows:

$$t_{AROFF2} = t_{ARS2} - t_{ARSW} + t_{AROFF1}$$
 (8-3)

In case the on-duty is 100%, the value of  $t_{AROFF2}$  becomes as follows:

$$t_{AROFF2} = 20.5 + 635 = 655.5 \text{ (ms)}$$

### BL0202B:

$$t_{AROFF2} = 0.041 + 1.3 = 1.341 (s)$$

### **Auto Restart 3:**

The IC stops the switching operation immediately after the detection of abnormal states 8 in Table 8-2, and keeps a non-oscillation.




Figure 8-13 Auto Restart 1




Figure 8-14 Auto Restart 2




Figure 8-15 PWM dimming on-duty vs. t<sub>ARS1</sub> (BL020×C)




Figure 8-16 PWM dimming on-duty vs. t<sub>ARS2</sub> (BL020×C)




Figure 8-17 PWM dimming on-duty vs.  $t_{ARS1}$  (BL0202B)




Figure 8-18 PWM dimming on-duty vs.  $t_{ARS2}$  (BL0202B)

The operating condition of Auto Restart 1 and 2 is as follows:

### < The operating condition of Auto Restart 1 >

The Auto Restart 1 is operated by the detection signals of the OC pin or IFB pin.

- Operation by the detection signal of OC pin: When the OC pin voltage increase to the OC Pin Overcurrent Protection Threshold Voltage,  $V_{\rm OCP} = 0.60$  V, or more, the operation of the IC switches to Auto Restart 1. When the fault condition is removed and the OC pin voltage decreases to under  $V_{\rm OCP}$ , the IC returns to normal operation automatically.
- Operation by the detection signal of IFB pin:
   As shown in Figure 8-19, IFB pin has two types of threshold voltage. These threshold voltages depend on the VREF pin voltage, as shown in Figure 8-20.




Figure 8-19 IIFB pin threshold voltage and Auto Restart 1 operation

$$\begin{split} &V_{IFB(OCL,VR)}\colon IFB\ Pin\ Overcurrent\ Protection\ Low\ Threshold\ Voltage \\ &V_{IFB(OCL-OFF,VR)}\colon IFB\ Pin\ Overcurrent\ Protection\ Release\ Threshold\ Voltage \\ &V_{IFB(AR,VR)}\colon IFB\ Pin\ Auto\ Restart\ Operation\ Threshold\ Voltage \end{split}$$




Figure 8-20 VREF pin voltage versus IFB pin threshold voltages

- In case IFB pin voltage increased
   When the FB pin voltage increase to V<sub>IFB(OCL.VR)</sub> in
   Figure 8-20, or more, the operation of the IC switches
   to Auto Restart 1. When the fault condition is
   removed and the IFB pin voltage decreases to
   V<sub>IFB(OCL-OFF.VR)</sub> in Figure 8-20, or less, the IC returns
- 2) In case IFB pin voltage decreased When the FB pin voltage decrease to  $V_{\rm IFB(AR,VR)}$  in Figure 8-20, or more, the operation of the IC switches to Auto Restart 1. When the fault condition is removed and the IFB pin voltage increases to above  $V_{\rm IFB(COMP)}$ , the IC returns to normal operation automatically.

### < The operating condition of Auto Restart 2 >

to normal operation automatically.

The Auto Restart 2 is operated by the detection signal of the IFB pin.

As shown in Figure 8-21, when the FB pin voltage increase to the IFB Pin Overcurrent Protection High Threshold Voltage,  $V_{\rm IFB(OCH)}=4.0~\rm V$ , or more, the operation of the IC switches to Auto Restart 2, and the IC stops switching operation immediately. When the fault condition is removed and the IFB pin voltage decreases to under  $V_{\rm IFB(OCH)}$ , the operation of the IC switches to Auto Restart 1.




Figure 8-21 IFB pin threshold voltage and Auto Restart 2 operation

### < Caution of startup operation >

When the LED current is low and the IFB pin voltage is less than  $V_{\rm IFB(AR,BR)}$ , during startup for example, the IC is operated by Auto Restart 1. If the startup time is too long, the IC operation becomes the intermitted oscillation by the Auto Restart 1. It becomes cause of the fault startup operation, thus the startup time should be set less than  $t_{\rm ARS1}$  in Figure 8-13.

The protection operation according to the abnormal states in Table 8-2 is described in detail as follows:

# 8.7.1 Overcurrent of Boost Converter Part (OCP)

When the OC pin detects the overcurrent of boost circuit, the IC switches to Auto Restart 1.

Figure 8-22 shows the peripheral circuit of OC pin. When the boost MOSFET (Q1, Q3) turns on, the current flowing to L1 is detected by the current detection resistor (R20, R48), and the voltage on R4 is input to the OC pin. When the OC pin voltage increases to the OC Pin Overcurrent Protection Threshold Voltage,  $V_{\rm OCP} = 0.60$  V or more, the on-duty becomes narrow by pulse-by-pulse basis, and the output power is limited.




Figure 8-22 OC pin peripheral circuit

# 8.7.2 Overcurrent of LED Output (LED\_OCP)

Figure 8-23 shows the peripheral circuit of IFB pin and COMP pin.

When the dimming MOSFET (Q2, Q4) turns on, the output current is detected by the detection resistor (R15, R61). When the boost operation cannot be done by failure such as short circuits in LED string, the IFB pin voltage is increased by the increase of LED current. There are three types of operation modes in LED\_OCP state.

(1) When the IFB pin voltage is increased by the increase of LED current, COMP pin voltage is decreases. In addition, when the COMP pin voltage decreases to the COMP Pin Voltage at Oscillation Stop,  $V_{\text{COMP(OFF)}} = 0.25 \text{ V}$  or less, the IC stops switching operation, and limits the increase of the output current.

When IFB pin voltage is decreased by the decrease of LED current, COMP pin voltage increases. When COMP pin voltage becomes  $V_{\text{COMP(ON)}} = 0.50 \text{ V}$  or more, the IC restarts switching operation.

- (2) When IFB pin voltage becomes  $V_{IFB(OCL.VR)}$  or more (see Figure 8-20), the IC switches to Auto Restart 1.
- (3) The LED current increases further and when the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage,  $V_{\rm IFB(OCH)} = 4.0~\rm V$  or more, the IC switches to Auto Restart 2.




Figure 8-23 The peripheral circuit of IFB pin and COMP pin

### 8.7.3 Overvoltage of LED\_OUT (+) (OVP)

The OVP pin detects LED\_OUT (+) voltage as shown in Figure 8-24.

When the LED\_OUT (+) or the IFB pin is open and the OVP pin voltage increases to the OVP Pin Overvoltage Protection Threshold Voltage,  $V_{\rm OVP} = 3.00$  V, the IC immediately stops switching operation. When the OVP pin voltage decreases to the OVP Pin Overvoltage Protection Release Threshold Voltage,  $V_{\rm OVP(OFF)} = 2.75$  V or the IFB pin voltage decreases to  $V_{\rm IFB(AR,VR)}$  in Figure 8-20, then the IC switches to Auto Restart 1.




Figure 8-24 OVP pin peripheral circuit

# 8.7.4 Short Mode between LED\_OUT(-) and GND

When the LED\_OUT (-) and the GND are shorted, and the IFB pin voltage decreases to  $V_{\rm IFB(AR.VR)}$  in Figure 8-20, then the IC switches to Auto Restart 1.

# 8.7.5 Short Mode of LED Current Detection Resistor ( $R_{SEN\_}$ Short)

When the output current detection resistor (R15, R61), is shorted, the IFB pin voltage decreases. When the IFB pin voltage decreases to  $V_{\rm IFB(AR.VR)}$  in Figure 8-20, then the IC switches to Auto Restart 1.

### 8.7.6 Short Mode of LED Output Both Ends

When the LED\_OUT (+) and LED\_OUT (-) are shorted, the short current flows through the output current detection resistor (R15, R61), while the dimming MOSFET (Q2, Q4) turns on. The IFB pin detects the voltage rise of the detection resistor. When the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage,  $V_{\rm IFB(OCH)} = 4.0~\rm V$  or more, the IC switches to Auto Restart 2.

# 8.7.7 Open Mode of LED Current Detection Resistor (R<sub>SEN</sub>\_Open)

When the output current detection resistor (R15, R61), is open, the IFB pin voltage increases. When the IFB pin voltage increases to the IFB Pin Overcurrent Protection High Threshold Voltage,  $V_{\rm IFB(OCH)} = 4.0~V$  or more, the IC switches to Auto Restart 2.

# 8.7.8 Overtemperature of junction of IC (TSD)

When the temperature of the IC increases to  $T_{\rm j(TSD)}{=}~125~^{\circ}{\rm C}$  (min) or more, the TSD is activated, and the IC stops switching operation. When the junction temperature decreases by  $T_{\rm j(TSD)}{-}~T_{\rm j(TSD)HYS}$  after the fault condition is removed, the IC returns to normal operation automatically.

### 9. Design Notes

### 9.1 Peripheral Components

Take care to use the proper rating and proper type of components.

- Input and output electrolytic capacitors, C1, C2, C18 and C21
  - Apply proper design margin to accommodate ripple current, voltage, and temperature rise.
  - Use of high ripple current and low impedance types, designed for switch-mode power supplies, is recommended, depending on their purposes.
- Inductor, L1, L2
  - Apply proper design margin to temperature rise by core loss and copper loss.
  - Apply proper design margin to core saturation.
- Current detection resistors, R15, R20, R48 and R61
   Choose a type of low internal inductance because a high frequency switching current flows to the current detection resistor, and of properly allowable dissipation.

### 9.2 Inductor Design Parameters

The CRM\* or DCM\* mode of boost converter with PWM dimming can improve the output current rise during PWM dimming.

\* CRM is the critical conduction mode, DCM is the discontinuous conduction mode.

#### (1) On-duty Setting

The output voltage of boost converter is more than the input voltage. The on-duty,  $D_{ON}$  can be calculated using following equation. The equality of the equation means the condition of CRM mode operation and the inequality means that of DCM mode operation.

$$D_{ON} \le \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
(9-1)

where:

V<sub>IN</sub> is the minimum input voltage,

 $V_{\text{OUT}}$  is the maximum forward voltage drop of LED string.

 $D_{ON}$  is selected by the above equation applied to CRM or DCM mode. In case  $f_{PWM}=100\ kHz,$  the range of  $D_{ON}$  should be 3.1 % to 90 %. In case  $f_{PWM}=200\ kHz,$  the range of  $D_{ON}$  should be 6 % to 90 %. (The minimum value results from the condition of  $t_{MIN},$  and  $f_{PWM}.$  The maximum value is  $D_{MAX}).$ 

### (2) Inductance value, L

The inductance value, L, for DCM or CRM mode can be calculated as follow:

$$L \le \frac{\left(V_{\text{IN}} \times D_{\text{ON}}\right)^2}{2 \times I_{\text{OUT}} \times f_{\text{PWM}} \times \left(V_{\text{OUT}} - V_{\text{IN}}\right)}$$
(9-2)

where:

I<sub>OUT</sub> is the maximum output current,

f<sub>PWM</sub> is the maximum operation frequency of PWM

### (3) Peak inductor current, I<sub>LP</sub>

$$I_{LP} = \frac{V_{IN} \times D_{ON}}{L \times f_{PWM}}$$
 (9-3)

#### (4) Inductor selection

The inductor should be applied the value of inductance, L, from equation (9-2) and the DC superimposition characteristics being higher than the peak inductor current, I<sub>LP</sub>, from equation (9-3).

# 9.3 PCD Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace as shown in Figure 9-1 should be low impedance with small loop and wide trace.




Figure 9-1 High-frequency current loops (hatched areas)

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 9-2 shows the circuit design example of BL0200C.

### (1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

C1 and C18 should be connected near the inductors, L1 and L2, in order to reduce impedance of the high frequency current loop.

### (2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be connected at a single point grounding of point A with a dedicated trace.

### (3) Current Detection Resistor Trace Layout

R15, R20, R48 and R61 are current detection resistors.

The trace from the base of current detection resistor should be connected to the pin of IC with a dedicated trace.

# (4) COMP pin Trace Layout for Compensation Component

The components connected to COMP pin are compensation components.

The trace of the compensation component should be connected as close as possible to COMP pin, to reduce the influence of noise.

# (5) Bypass Capacitor Trace Layout on VCC , REG, and VREF pins $\,$

C8, C12 and C10 of bypass capacitors, connected to VCC, REG, and VREF pins respectively, should be connected as close as possible to the pin of IC, to reduce the influence of noise.

### (6) Power MOSFET Gate Trace Layout

The resistor between gate and source, R19, R24, R47 and R63, should be connected near each the gate of the power MOSFETs and the ground line side of the current detection resistance.

Peripheral components of MOSFET, gate resistors and diodes, should be connected as close as possible between each the gate of the power MOSFETs and the pin of IC.




Figure 9-2 Peripheral circuit example around the IC (BL0200C)

# 10.Reference Design of Power Supply

As an example, the following show a power supply specification of BL0200C and BL0202B, circuit schematic, bill of materials, and transformer specification.

This reference design is the example of the value of parts, and should be adjusted based on actual operation in the application.


### 10.1 BL0202B

- BL0202B Features
  - DRV pin oscillation frequency is 100 kHz
  - Enable function

Power Supply Specification

BL0202B
DC 24 V
40 W (max.)
50 V
$400 \text{ mA} \times 2$

### Circuit



# Bill of Materials

Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts	Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts
F1	Fuse	3 A		R4	General, chip, 2012	11 kΩ	
L1	Inductor	50 μH, 3 A		R5-R14	General, chip, 2012	Open	
L2	Inductor	50 μH, 3 A		R15	General	1.35 Ω, 1 W	
D1	Fast recovery	200 V, 1.5 A	EL 1Z	R16	General, chip, 2012	10 Ω	
D2	Schottky	30 V, 1 A	SJPA-D3	R17	General, chip, 2012	100 Ω	
D3	Schottky	30 V, 1 A	SJPA-D3	R18 (2)	General, chip, 2012	100 Ω	
D6	Fast recovery	200 V, 1.5 A	EL 1Z	R19	General, chip, 2012	10 kΩ	
D7	Schottky	30 V, 1 A	SJPA-D3	R20	General	0.22 Ω, 2 W	
D8		200 V, 1 A	AL01Z	R21	General, chip, 2012	470 Ω	
D10	Schottky	30 V, 1 A	SJPA-D3	R22	General, chip, 2012	1.5 kΩ	
Q1	Power MOSFET	200 V, 45 mΩ (typ.)	SKP202	R23	General, chip, 2012	1.5 kΩ	
Q2	Power MOSFET	100 V, 1 Ω (typ.)		R24	General, chip, 2012	10 kΩ	
Q3	Power MOSFET	200 V, 45 mΩ (typ.)	SKP202	R25	General, chip, 2012	1 kΩ	
Q4	Power MOSFET	100 V, 1 Ω (typ.)		R26	General, chip, 2012	33 kΩ	
C1	Electrolytic	$50~V, 22~\mu\text{F}$		R27	General, chip, 2012	10 kΩ	
C2	Electrolytic	100 V, 100 μF		R32	General, chip, 2012	10 kΩ	
C3 (2)	Ceramic, chip, 2012	100 pF		R33	General, chip, 2012	0 Ω	
C4 (2)	Ceramic, chip, 2012	100 pF		R34	General, chip, 2012	82 kΩ	
C5	Ceramic, chip, 2012	10 nF		R35 (2)	General, chip, 2012	560 Ω	
C6	Ceramic, chip, 2012	470 pF		R37	General, chip, 2012	10 kΩ	
C7	Electrolytic	50 V, 100 μF		R38	General, chip, 2012	1 kΩ	
C8	Ceramic, chip, 2012	50 V, 0.1 μF		R39	General, chip, 2012	$ 5 k\Omega  (V_{EN} = 3.5 V) $	
C9	Ceramic, chip, 2012	50 V, 0.1 μF		R40	General, chip, 2012	10 kΩ	
C10	Ceramic, chip, 2012	0.1 μF		R41 (2)	General, chip, 2012	22 kΩ	
C11	Ceramic, chip, 2012	470 pF		R42 (2)	General, chip, 2012	22 kΩ	
C12	Ceramic, chip, 2012	0.1 μF		R44	General, chip, 2012	10 Ω	
C13 (2)	Ceramic, chip, 2012	0.047 μF		R45	General, chip, 2012	100 Ω	
C14 (2)	Ceramic, chip, 2012	2200 pF		R46 (2)	General, chip, 2012	100 Ω	
C15 (2)	Ceramic, chip, 2012	0.047 μF		R47	General, chip, 2012	10 kΩ	
C16 (2)	Ceramic, chip, 2012	2200 pF		R48	General	0.22 Ω, 2 W	
C18	Electrolytic	100 V, 100 μF		R49	General, chip, 2012	470 Ω	
C19 (2)	Ceramic, chip, 2012	100 pF		R50	General, chip, 2012	1.5 kΩ	
C20 (2)	Ceramic, chip, 2012	100 pF		R51-R60	General, chip, 2012	Open	
C21	Electrolytic	50 V, 22 μF		R61	General	1.35 Ω, 1 W	
C22	Ceramic, chip, 2012	0.1 μF		R62	General, chip, 2012	1.5 kΩ	
R1 (3)	General, chip, 2012	110 kΩ		R63	General, chip, 2012	10 kΩ	
R2 (3)	General, chip, 2012	110 kΩ		U1	IC		BL0202B
R3 (3)	General, chip, 2012	0 Ω					

<sup>(1)</sup> Unless otherwise specified, the voltage rating of capacitor is 50V or less, and the power rating of resistor is 1/8W or less.
(2) It is necessary to be adjusted based on actual operation in the application.
(3) Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.


# 10.2 BL0200C

- BL0200C Features
  - DRV pin oscillation frequency is 200 kHz
  - Error signal output

• Power Supply Specification

IC	BL0200C
Input voltage	DC 24 V
Maximum output power	40 W (max.)
Output voltage	50 V
Output current	$400 \text{ mA} \times 2$

### • Circuit Schematic



# Bill of Materials

F1         Fuse         3 A         R5-R14         General, chip, 2012         Open           L1         Inductor         25 μH, 3 A         R15         General         1.35 Ω, 1 W           L2         Inductor         25 μH, 3 A         R16         General, chip, 2012         10 Ω           D1         Fast recovery         200 V, 1.5 A         EL 1Z         R17         General, chip, 2012         100 Ω           D2         Schottky         30 V, 1 A         SJPA-D3         R18         (2)         General, chip, 2012         100 Ω           D3         Schottky         30 V, 1 A         SJPA-D3         R19         General, chip, 2012         10 $\Omega$ D6         Fast recovery         200 V, 1.5 A         EL 1Z         R20         General         0.22 $\Omega$ , 2 W           D7         Schottky         30 V, 1 A         SJPA-D3         R21         General, chip, 2012         1.5 $\Omega$ D8         200 V, 1 A         AL01Z         R22         General, chip, 2012         1.5 $\Omega$ D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 $\Omega$ Q1         Power MOSFET         200 V, 45 mQ (typ.)         SKP202         R25         General, chip,	
L2         Inductor         25 μH, 3 A         R16         General, chip, 2012         10 Ω           D1         Fast recovery         200 V, 1.5 A         EL 1Z         R17         General, chip, 2012         100 Ω           D2         Schottky         30 V, 1 A         SJPA-D3         R18         (2)         General, chip, 2012         100 Ω           D3         Schottky         30 V, 1 A         SJPA-D3         R19         General, chip, 2012         10 kΩ           D6         Fast recovery         200 V, 1 A         SJPA-D3         R21         General, chip, 2012         470 Ω           D8         200 V, 1 A         AL01Z         R22         General, chip, 2012         1.5 kΩ           D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         1.5 kΩ           Q1         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET         100 V, 10 (typ.)         R26         General, chip, 2012         10 kΩ           Q3         Power MOSFET         100 V, 10 (typ.)         R	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V
D2         Schottky         30 V, 1 A         SJPA-D3         R18         (2)         General, chip, 2012         100 Ω           D3         Schottky         30 V, 1 A         SJPA-D3         R19         General, chip, 2012 $10 k\Omega$ D6         Fast recovery         200 V, 1.5 A         EL 1Z         R20         General $0.22 \Omega$ , 2 W           D7         Schottky         30 V, 1 A         SJPA-D3         R21         General, chip, 2012 $470 \Omega$ D8         200 V, 1 A         AL01Z         R22         General, chip, 2012 $1.5 k\Omega$ D9         200 V, 1 A         AL01Z         R23         General, chip, 2012 $1.5 k\Omega$ D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012 $1.5 k\Omega$ Q1         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R25         General, chip, 2012 $1 k\Omega$ Q2         Power MOSFET         100 V, 1 Ω (typ.)         R26         General, chip, 2012 $10 k\Omega$ Q4         Power MOSFET         100 V, 1 Ω (typ.)         R28         General, chip, 2012 $10 k\Omega$ Q5         PNP Transistor         -50 V, 0.1 A </td <td>V</td>	V
D2         Schottky         30 V, 1 A         SJFA-D3         R18         General, chip, 2012         160 Ω           D6         Fast recovery         200 V, 1.5 A         EL 1Z         R20         General         0.22 Ω, 2 W           D7         Schottky         30 V, 1 A         SJPA-D3         R21         General, chip, 2012         470 Ω           D8         200 V, 1 A         AL01Z         R22         General, chip, 2012         1.5 kΩ           D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         10 kΩ           Q1         Power MOSFET         100 V, 45 mΩ (typ.)         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET         100 V, 1 Ω (typ.)         R26         General, chip, 2012         10 kΩ           Q3         Power MOSFET         100 V, 1 Ω (typ.)         R28         General, chip, 2012         10 kΩ           Q4         Power MOSFET         100 V, 7 Ω (typ.)         R28         General, chip, 2012 <td>V</td>	V
D6         Fast recovery         200 V, 1.5 A         EL 1Z         R20         General         0.22 Ω, 2 W           D7         Schottky         30 V, 1 A         SJPA-D3         R21         General, chip, 2012         470 Ω           D8         200 V, 1 A         AL01Z         R22         General, chip, 2012         1.5 kΩ           D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         10 kΩ           Q1         Power MOSFET         200 V, 45 mΩ (typ.)         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET         100 V, 1 Ω (typ.)         R26         General, chip, 2012         10 kΩ           Q3         Power MOSFET         100 V, 45 mΩ (typ.)         R27         General, chip, 2012         10 kΩ           Q4         Power MOSFET         100 V, 1 Ω (typ.)         R28         General, chip, 2012         10 kΩ           Q5         PNP Transistor         -50 V, 0.1 A         R29         General, chip, 2012         10 kΩ           Q6         NPN Transistor         50 V, 0.1 A         R30         General, chip, 2012         10 kΩ <td>V</td>	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V
D8         200 V, 1 A         AL01Z         R22         General, chip, 2012         1.5 kΩ           D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         10 kΩ           Q1         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET         100 V, 1 Ω (typ.)         R26         General, chip, 2012         33 kΩ           Q3         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R27         General, chip, 2012         10 kΩ           Q4         Power MOSFET         100 V, 1 Ω (typ.)         R28         General, chip, 2012         10 kΩ           Q5         PNP Transistor         -50 V, 0.1 A         R29         General, chip, 2012         10 kΩ           Q6         NPN Transistor         50 V, 0.1 A         R30         General, chip, 2012         15 kΩ           C1         Electrolytic         50 V, 22 μF         R31         General, chip, 2012         15 kΩ           C2         Electrolytic         100 V, 47 μF         R32         General, chip, 2012         10 kΩ </td <td></td>	
D9         200 V, 1 A         AL01Z         R23         General, chip, 2012         1.5 kΩ           D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012         10 kΩ           Q1         Power MOSFET         200 V, 45 mΩ (typ.)         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET         100 V, 1 Ω (typ.)         R26         General, chip, 2012         33 kΩ           Q3         Power MOSFET         200 V, 45 mΩ (typ.)         R27         General, chip, 2012         10 kΩ           Q4         Power MOSFET         100 V, 1 Ω (typ.)         R28         General, chip, 2012         10 kΩ           Q5         PNP Transistor         -50 V, 0.1 A         R29         General, chip, 2012         12 kΩ           Q6         NPN Transistor         50 V, 0.1 A         R30         General, chip, 2012         10 kΩ           C1         Electrolytic         50 V, 22 μF         R31         General, chip, 2012         15 kΩ           C2         Electrolytic         100 PF         R33         General, chip, 2012         10 kΩ           C3         (2) Ceramic, chip, 2012         100 pF         R34         General, chip, 2012         82 kΩ           C5 <td></td>	
D10         Schottky         30 V, 1 A         SJPA-D3         R24         General, chip, 2012 $10 \text{ kΩ}$ Q1         Power MOSFET $200 \text{ V}$ , $45 \text{ mΩ}$ (typ.)         SKP202         R25         General, chip, 2012 $1 \text{ kΩ}$ Q2         Power MOSFET $100 \text{ V}$ , $1 \Omega$ (typ.)         R26         General, chip, 2012 $33 \text{ kΩ}$ Q3         Power MOSFET $200 \text{ V}$ , $45 \text{ mΩ}$ (typ.)         SKP202         R27         General, chip, 2012 $10 \text{ kΩ}$ Q4         Power MOSFET $100 \text{ V}$ , $1 \Omega$ (typ.)         R28         General, chip, 2012 $10 \text{ kΩ}$ Q5         PNP Transistor $-50 \text{ V}$ , $0.1 \text{ A}$ R29         General, chip, 2012 $10 \text{ kΩ}$ Q6         NPN Transistor $50 \text{ V}$ , $0.1 \text{ A}$ R30         General, chip, 2012 $10 \text{ kΩ}$ C1         Electrolytic $50 \text{ V}$ , $22 \text{ μF}$ R31         General, chip, 2012 $10 \text{ kΩ}$ C2         Electrolytic $100 \text{ V}$ , $47 \text{ μF}$ R32         General, chip, 2012 $10 \text{ kΩ}$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012	
Q1         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R25         General, chip, 2012         1 kΩ           Q2         Power MOSFET $100 \text{ V}, 1 \Omega \text{ (typ.)}$ R26         General, chip, 2012         33 kΩ           Q3         Power MOSFET $200 \text{ V}, 45 \text{ mΩ (typ.)}$ SKP202         R27         General, chip, 2012 $10 \text{ kΩ}$ Q4         Power MOSFET $100 \text{ V}, 1 \Omega \text{ (typ.)}$ R28         General, chip, 2012 $10 \text{ kΩ}$ Q5         PNP Transistor $-50 \text{ V}, 0.1 \text{ A}$ R29         General, chip, 2012 $12 \text{ kΩ}$ Q6         NPN Transistor $50 \text{ V}, 0.1 \text{ A}$ R30         General, chip, 2012 $10 \text{ kΩ}$ C1         Electrolytic $50 \text{ V}, 22 \text{ μF}$ R31         General, chip, 2012 $10 \text{ kΩ}$ C2         Electrolytic $100 \text{ V}, 47 \text{ μF}$ R32         General, chip, 2012 $10 \text{ kΩ}$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012 $0 \text{ Ω}$ C4         (2)         Ceramic, chip, 2012 $10 \text{ nF}$ R34         General, chip, 2012 $82 \text{ kΩ}$ <td></td>	
Q1         Power MOSFET $45  \text{m}\Omega  (\text{typ.})$ SKP202         R25         General, chip, 2012         1 κΩ           Q2         Power MOSFET $100  \text{V}$ , $1  \Omega  (\text{typ.})$ R26         General, chip, 2012         33 kΩ           Q3         Power MOSFET $200  \text{V}$ , $45  \text{m}\Omega  (\text{typ.})$ SKP202         R27         General, chip, 2012 $10  \text{k}\Omega$ Q4         Power MOSFET $100  \text{V}$ , $1  \Omega  (\text{typ.})$ R28         General, chip, 2012 $10  \text{k}\Omega$ Q5         PNP Transistor $-50  \text{V}$ , $0.1  \text{A}$ R29         General, chip, 2012 $12  \text{k}\Omega$ Q6         NPN Transistor $50  \text{V}$ , $0.1  \text{A}$ R30         General, chip, 2012 $10  \text{k}\Omega$ C1         Electrolytic $50  \text{V}$ , $22  \mu\text{F}$ R31         General, chip, 2012 $15  \text{k}\Omega$ C2         Electrolytic $100  \text{V}$ , $47  \mu\text{F}$ R32         General, chip, 2012 $10  \text{k}\Omega$ C3         (2)         Ceramic, chip, 2012 $100  \text{pF}$ R33         General, chip, 2012 $0  \Omega$ C4         (2)         Ceramic, chip, 2012 $100  \text{pF}$ R34         General, chip	
Q2         Power MOSFET         1 Ω (typ.)         R26         General, chip, 2012         33 kΩ           Q3         Power MOSFET         200 V, 45 mΩ (typ.)         SKP202         R27         General, chip, 2012         10 kΩ           Q4         Power MOSFET $100 \text{ V}$ , 1 Ω (typ.)         R28         General, chip, 2012         10 kΩ           Q5         PNP Transistor $-50 \text{ V}$ , 0.1 A         R29         General, chip, 2012         12 kΩ           Q6         NPN Transistor $50 \text{ V}$ , 0.1 A         R30         General, chip, 2012         10 kΩ           C1         Electrolytic $50 \text{ V}$ , 22 μF         R31         General, chip, 2012         15 kΩ           C2         Electrolytic $100 \text{ V}$ , 47 μF         R32         General, chip, 2012 $10 \text{ kΩ}$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012 $0 \text{ Ω}$ C4         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R34         General, chip, 2012 $82 \text{ kΩ}$ C5         Ceramic, chip, 2012 $10 \text{ nF}$ R35         General, chip, 2012 $560 \text{ Ω}$ C6         Ceramic, chip, 2012 $470 \text{ pF}$ </td <td></td>	
Q3         Power MOSFET $45 \text{ m}\Omega \text{ (typ.)}$ SKP202         R27         General, cmp, 2012         10 kΩ           Q4         Power MOSFET $100 \text{ V}$ , $1 \Omega \text{ (typ.)}$ R28         General, chip, 2012 $10 \text{ k}\Omega$ Q5         PNP Transistor $-50 \text{ V}$ , $0.1 \text{ A}$ R29         General, chip, 2012 $12 \text{ k}\Omega$ Q6         NPN Transistor $50 \text{ V}$ , $0.1 \text{ A}$ R30         General, chip, 2012 $10 \text{ k}\Omega$ C1         Electrolytic $50 \text{ V}$ , $22 \text{ μF}$ R31         General, chip, 2012 $15 \text{ k}\Omega$ C2         Electrolytic $100 \text{ V}$ , $47 \text{ μF}$ R32         General, chip, 2012 $10 \text{ k}\Omega$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012 $0 \Omega$ C4         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R34         General, chip, 2012 $82 \text{ k}\Omega$ C5         Ceramic, chip, 2012 $10 \text{ nF}$ R35         General, chip, 2012 $560 \Omega$ C6         Ceramic, chip, 2012 $470 \text{ pF}$ R36         General, chip, 2012 $33 \text{ k}\Omega$ C7	
Q4         Power MOSFET         1 Ω (typ.)         R28         General, cnip, 2012         10 kΩ           Q5         PNP Transistor $-50 \text{ V}$ , 0.1 A         R29         General, chip, 2012 $12 \text{ kΩ}$ Q6         NPN Transistor $50 \text{ V}$ , 0.1 A         R30         General, chip, 2012 $10 \text{ kΩ}$ C1         Electrolytic $50 \text{ V}$ , 22 μF         R31         General, chip, 2012 $15 \text{ kΩ}$ C2         Electrolytic $100 \text{ V}$ , 47 μF         R32         General, chip, 2012 $10 \text{ kΩ}$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012 $0 \text{ Ω}$ C4         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R34         General, chip, 2012 $82 \text{ kΩ}$ C5         Ceramic, chip, 2012 $10 \text{ nF}$ R35         General, chip, 2012 $560 \text{ Ω}$ C6         Ceramic, chip, 2012 $470 \text{ pF}$ R36         General, chip, 2012 $33 \text{ kΩ}$ C7         Electrolytic $50 \text{ V}$ , $100 \text{ μF}$ R37         General, chip, 2012 $10 \text{ kΩ}$	
Q6         NPN Transistor         50 V, 0.1 A         R30         General, chip, 2012 $10 \text{ k}\Omega$ C1         Electrolytic $50 \text{ V}$ , $22 \text{ μF}$ R31         General, chip, 2012 $15 \text{ k}\Omega$ C2         Electrolytic $100 \text{ V}$ , $47 \text{ μF}$ R32         General, chip, 2012 $10 \text{ k}\Omega$ C3         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R33         General, chip, 2012 $0 \Omega$ C4         (2)         Ceramic, chip, 2012 $100 \text{ pF}$ R34         General, chip, 2012 $82 \text{ k}\Omega$ C5         Ceramic, chip, 2012 $10 \text{ nF}$ R35         General, chip, 2012 $560 \Omega$ C6         Ceramic, chip, 2012 $470 \text{ pF}$ R36         General, chip, 2012 $33 \text{ k}\Omega$ C7         Electrolytic $50 \text{ V}$ , $100 \text{ μF}$ R37         General, chip, 2012 $10 \text{ k}\Omega$	
C1         Electrolytic         50 V, 22 μF         R31         General, chip, 2012         15 kΩ           C2         Electrolytic         100 V, 47 μF         R32         General, chip, 2012         10 kΩ           C3         (2)         Ceramic, chip, 2012         100 pF         R33         General, chip, 2012         0 Ω           C4         (2)         Ceramic, chip, 2012         100 pF         R34         General, chip, 2012         82 kΩ           C5         Ceramic, chip, 2012         10 nF         R35         General, chip, 2012         560 Ω           C6         Ceramic, chip, 2012         470 pF         R36         General, chip, 2012         33 kΩ           C7         Electrolytic         50 V, 100 μF         R37         General, chip, 2012         10 kΩ	
C2         Electrolytic $100 \text{ V}$ , $47 \text{ μF}$ R32         General, chip, $2012$ $10 \text{ k}\Omega$ C3         (2)         Ceramic, chip, $2012$ $100 \text{ pF}$ R33         General, chip, $2012$ $0 \Omega$ C4         (2)         Ceramic, chip, $2012$ $100 \text{ pF}$ R34         General, chip, $2012$ $82 \text{ k}\Omega$ C5         Ceramic, chip, $2012$ $10 \text{ nF}$ R35         General, chip, $2012$ $560 \Omega$ C6         Ceramic, chip, $2012$ $470 \text{ pF}$ R36         General, chip, $2012$ $33 \text{ k}\Omega$ C7         Electrolytic $50 \text{ V}$ , $100 \text{ μF}$ R37         General, chip, $2012$ $10 \text{ k}\Omega$	
C3         (2)         Ceramic, chip, 2012         100 pF         R33         General, chip, 2012         0 Ω           C4         (2)         Ceramic, chip, 2012         100 pF         R34         General, chip, 2012         82 kΩ           C5         Ceramic, chip, 2012         10 nF         R35         General, chip, 2012         560 Ω           C6         Ceramic, chip, 2012         470 pF         R36         General, chip, 2012         33 kΩ           C7         Electrolytic         50 V, 100 μF         R37         General, chip, 2012         10 kΩ	
C4       (2)       Ceramic, chip, 2012       100 pF       R34       General, chip, 2012       82 kΩ         C5       Ceramic, chip, 2012       10 nF       R35       General, chip, 2012       560 Ω         C6       Ceramic, chip, 2012       470 pF       R36       General, chip, 2012       33 kΩ         C7       Electrolytic       50 V, 100 μF       R37       General, chip, 2012       10 kΩ	
C5 Ceramic, chip, 2012 10 nF R35 General, chip, 2012 560 Ω  C6 Ceramic, chip, 2012 470 pF R36 General, chip, 2012 33 kΩ  C7 Electrolytic 50 V, 100 μF R37 General, chip, 2012 10 kΩ	
C6         Ceramic, chip, 2012         470 pF         R36         General, chip, 2012         33 kΩ           C7         Electrolytic         50 V, 100 μF         R37         General, chip, 2012         10 kΩ	
C7 Electrolytic 50 V, $100 \mu\text{F}$ R37 General, chip, $2012  10 k\Omega$	
C8   Ceramic, chip, 2012   50 V, 0.1 μF   R38   General, chip, 2012   1 kΩ	
C9 Ceramic, chip, 2012 50 V, 0.1 μF R39 General, chip, 2012 10 kΩ	
C10 Ceramic, chip, 2012 0.1 μF R40 General, chip, 2012 10 kΩ	
C11 Ceramic, chip, 2012 470 pF R41 (2) General, chip, 2012 22 kΩ	
C12 Ceramic, chip, 2012 0.1 μF R42 (2) General, chip, 2012 22 kΩ	
C13 (2) Ceramic, chip, 2012   0.047 μF   R44   General, chip, 2012   10 Ω	
C14 (2) Ceramic, chip, 2012 2200 pF R45 General, chip, 2012 100 Ω	
C15 (2) Ceramic, chip, 2012   0.047 μF   R46 (2) General, chip, 2012   100 Ω	
C16 (2) Ceramic, chip, 2012 2200 pF R47 General, chip, 2012 $10 \text{ k}\Omega$	
C18 Electrolytic 100 V, 47 μF R48 General 0.22 Ω, 2 W	v
C19 (2) Ceramic, chip, 2012 100 pF R49 General, chip, 2012 470 Ω	
C20 (2) Ceramic, chip, 2012 100 pF R50 General, chip, 2012 1.5 kΩ	
C21 Electrolytic 50 V, 22 μF R51-R60 General, chip, 2012 Open	
R1 (3) General, chip, 2012   110 k $\Omega$   R61   General   1.35 $\Omega$ , 1 W	v
R2 (3) General, chip, 2012 110 k $\Omega$ R62 General, chip, 2012 1.5 k $\Omega$	
R3 (3) General, chip, 2012   0 $\Omega$ R63 General, chip, 2012   10 k $\Omega$	
$R4$ General, chip, 2012   11 k $\Omega$   U1   IC	

<sup>(1)</sup> Unless otherwise specified, the voltage rating of capacitor is 50V or less, and the power rating of resistor is 1/8W or less.
(2) It is necessary to be adjusted based on actual operation in the application.
(3) Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

### **OPERATING PRECAUTIONS**

In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration. In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

#### **Cautions for Storage**

- Ensure that storage conditions comply with the standard temperature (5 to 35°C) and the standard relative humidity (around 40 to 75%); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of the products that have been stored for a long time.

### **Cautions for Testing and Handling**

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between the product pins, and wrong connections. Ensure all test parameters are within the ratings specified by Sanken for the products.

### **Soldering**

- When soldering the products, please be sure to minimize the working time, within the following limits:
  - $260 \pm 5$  °C  $10 \pm 1$  s (Flow, 2 times)
  - $380 \pm 10$  °C  $3.5 \pm 0.5$  s (Soldering iron, 1 time)

# **Electrostatic Discharge**

- When handling the products, the operator must be grounded. Grounded wrist straps worn should have at least  $1M\Omega$  of resistance from the operator to ground to prevent shock hazard, and it should be placed near the operator.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in order to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in Sanken shipping containers or conductive containers, or be wrapped in aluminum foil.

### **IMPORTANT NOTES**

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application and operation examples described in this document are quoted for the sole purpose of reference
  for the use of the products herein and Sanken can assume no responsibility for any infringement of
  industrial property rights, intellectual property rights or any other rights of Sanken or any third party which
  may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).
  - When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.
  - The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.
- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.