#### TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 2,097,152-WORD BY 16-BIT CMOS PSEUDO STATIC RAM

#### **DESCRIPTION**

The TC51WKM516AXGN is a 33,554,432-bit pseudo static random access memory(PSRAM) organized as 2,097,152 words by 16 bits. Using Toshiba's CMOS technology and advanced circuit techniques, it provides high density, high speed and low power. The device uses dual power supplies(2.6 to 3.1 V for core and 1.7 to 2.2 V for output buffer). The device also features SRAM-like W/R timing whereby the device is controlled by  $\overline{\text{CE1}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{WE}}$  on asynchronous. The device has the page access operation. Page size is 8 words. The device also supports deep power-down mode, realizing low-power standby.

#### **FEATURES**

- Organized as 2,097,152 words by 16 bits
- Dual power supplies(2.6 to 3.1 V for core and 1.7 to 2.2 V for output buffer)
- Direct TTL compatibility for all inputs and outputs
- Deep power-down mode: Memory cell data invalid
- Page operation mode:

Page read operation by 8 words

- Logic compatible with SRAM R/W (WE) pin
- · Standby current

Standby 70  $\mu$ A Deep power-down standby 5  $\mu$ A

### **PIN ASSIGNMENT (TOP VIEW)**

	1	2	3	4	5	6
Α	LΒ	ŌĒ	A0	A1	A2	CE2
В	I/O9	$\overline{UB}$	А3	A4	CE1	1/01
С				A6		I/O3
D				A7		$V_{DD}$
Е	$V_{DDQ}$	I/O13	NC	A16	1/05	$V_{SS}$
F	I/O15	I/O14	A14	A15	1/06	1/07
G	I/O16	A19	A12	A13	WE	I/O8
Н	A18	A8	A9	A10	A11	A20

(FBGA48)

#### Access Times:

	TC51WKM516AXGN			
	65	70		
Access Time	65 ns	70 ns		
CE1 Access Time	65 ns	70 ns		
OE Access Time	25 ns	25 ns		
Page Access Time	30 ns	30 ns		

• Package:


P-TFBGA48-6mm  $\times$  7mm 0.75mm pitch

(Weight: g typ.)

#### **PIN NAMES**

A0 to A20	Address Inputs
A0 to A2	Page Address Inputs
I/O1 to I/O16	Data Inputs/Outputs
CE1	Chip Enable Input
CE2	Chip select Input
WE	Write Enable Input
ŌĒ	Output Enable Input
LB, UB	Data Byte Control Inputs
$V_{DD}$	Power Supply for Core
$V_{DDQ}$	Power Supply for Output Buffer
GND	Ground
NC	No Connection

#### **BLOCK DIAGRAM**



#### **OPERATION MODE**

MODE	CE1	CE2	ŌĒ	WE	ΙB	ŪB	Add	I/O1 to I/O8	I/O9 to I/O16	POWER
Read(Word)	L	Н	L	Н	L	L	Х	D <sub>OUT</sub>	D <sub>OUT</sub>	I <sub>DDO</sub>
Read(Lower Byte)	L	Н	L	Н	L	Н	Х	D <sub>OUT</sub>	High-Z	I <sub>DDO</sub>
Read(Upper Byte)	L	Н	L	Н	Н	L	Х	High-Z	D <sub>OUT</sub>	I <sub>DDO</sub>
Write(Word)	L	Н	Χ	L	L	L	Х	D <sub>IN</sub>	D <sub>IN</sub>	I <sub>DDO</sub>
Write(Lower Byte)	L	Н	Χ	L	L	Н	Х	D <sub>IN</sub>	Invalid	I <sub>DDO</sub>
Write(Upper Byte)	L	Н	Χ	L	Н	L	Х	Invalid	D <sub>IN</sub>	I <sub>DDO</sub>
Outputs Disabled	L	Н	Н	Н	Х	Х	Х	High-Z	High-Z	I <sub>DDO</sub>
Standby	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	I <sub>DDS</sub>
Deep Power-down Standby	Н	L	Х	Х	Х	Х	Х	High-Z	High-Z	I <sub>DDSD</sub>

 $Notes: \ L = Low-level\ Input(V_{IL}), \quad H = High-level\ Input(V_{IH}), \quad X = V_{IH}\ or\ V_{IL},\ High-Z = High-impedance$ 



### **ABSOLUTE MAXIMUM RATINGS** (See Note 1)

SYMBOL	RATING	VALUE	UNIT
$V_{DD}$	Power Supply Voltage	-1.0 to 3.6	V
$V_{DDQ}$	Output Buffer Power Supply Voltage	-1.0 to V <sub>DD</sub> + 0.5 (3.6 V Max)	V
V <sub>IN</sub>	Input Voltage for Address and Control Pins	-1.0 to 3.6	V
V <sub>I/O</sub>	Input/Output Voltage for I/O Pins	−1.0 to V <sub>DDQ</sub> + 0.5	V
T <sub>opr.</sub>	Operating Temperature	–25 to 85	°C
T <sub>strg.</sub>	Storage Temperature	-55 to 150	°C
T <sub>solder</sub>	Soldering Temperature (10 s)	260	°C
P <sub>D</sub>	Power Dissipation	0.6	W
lout	Short Circuit Output Current	50	mA

### DC RECOMMENDED OPERATING CONDITIONS (Ta = -25°C to 85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
$V_{DD}$	Power Supply Voltage	2.6	2.75	3.1	
$V_{DDQ}$	Output Buffer Power Supply Voltage	1.7	1.8	2.2	
V	Input High Voltage for Address and Control Pins	1.6	_	V <sub>DD</sub> + 0.3*	V
$V_{IH}$	Input High Voltage for I/O Pins	1.6	_	V <sub>DDQ</sub> + 0.3*	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	_	0.4	
V <sub>DH</sub>	Data Retention Supply Voltage	2.6	_	3.1	

 $<sup>^{\</sup>star}~:~V_{IH}(Max)~V_{DD}+1.0~V/~V_{DDQ}+1.0~V$  with 10 ns pulse width  $~V_{IL}(Min)$  -1.0 V with 10 ns pulse width

# $\underline{DC\ CHARACTERISTICS}$ (Ta = -25°C to 85°C, $V_{DD}$ = 2.6 to 3.1 V, $V_{DDQ}$ = 1.7 to 2.2 V) (See Note 3 to 4)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 \text{ V to } V_{DD}$		-1.0	_	+1.0	μА
I <sub>LO</sub>	Output Leakage Current	Output disable, V <sub>OUT</sub> = 0 V to V	DD	-1.0	_	+1.0	μА
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = - 100 μA		V <sub>DDQ</sub> – 0.2	_	_	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 100 \mu A$		_	_	0.2	V
I <sub>DDO1</sub>	Operating Current	$\overline{CE1} = V_{IL}$ $CE2 = V_{IH}$ , $I_{OUT} = 0$ mA $t_{RC} = min$		_	_	40	mA
I <sub>DDO2</sub>	Page Access Operating Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}}, \text{ CE2} = \text{V}_{\text{IH}}, \\ \text{Page add. cycling, I}_{\text{OUT}} = 0 \text{ mA} $ $t_{\text{PC}} = \text{min}$		_		25	mA
I <sub>DDS</sub>	Standby Current(MOS)	$\overline{\text{CE1}} = \text{V}_{\text{DD}} - 0.2 \text{ V}, \text{ CE2} = \text{V}_{\text{DD}} - 0.2 \text{ V}$		_		70	μА
I <sub>DDSD</sub>	Deep Power-down Standby Current	CE2 = 0.2 V		_		5	μА

#### **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is sampled periodically and is not 100% tested.



 $\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-25^{\circ}C\ to\ 85^{\circ}C,\ V_{DD}=2.6\ to\ 3.1\ V,\ V_{DDQ}=1.7\ to\ 2.2\ V)\ (See\ Note\ 5\ to\ 11)}$ 

SYMBOL	PARAMETER		65	7	70	UNIT
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	65	10000	70	10000	ns
t <sub>ACC</sub>	Address Access Time	_	65	_	70	ns
t <sub>CO</sub>	Chip Enable ( CE1 ) Access Time	_	65	_	70	ns
t <sub>OE</sub>	Output Enable Access Time	_	25	_	25	ns
t <sub>BA</sub>	Data Byte Control Access Time	_	25	_	25	ns
tCOE	Chip Enable Low to Output Active	10	_	10	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	ns
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	0	_	ns
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	20	_	20	ns
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	20	_	20	ns
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	20	_	20	ns
tон	Output Data Hold Time	10	_	10	_	ns
t <sub>PM</sub>	Page Mode Time	65	10000	70	10000	ns
t <sub>PC</sub>	Page Mode Cycle Time	30	_	30	_	ns
t <sub>AA</sub>	Page Mode Address Access Time	_	30	_	30	ns
t <sub>AOH</sub>	Page Mode Output Data Hold Time	10	_	10	_	ns
t <sub>WC</sub>	Write Cycle Time	65	10000	70	10000	ns
t <sub>WP</sub>	Write Pulse Width	50	_	50	_	ns
t <sub>CW</sub>	Chip Enable to End of Write	60	_	60	_	ns
t <sub>BW</sub>	Data Byte Control to End of Write	60	_	60	_	ns
t <sub>AS</sub>	Address Set-up Time	0	_	0	_	ns
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	ns
t <sub>ODW</sub>	WE Low to Output High-Z	_	20	_	20	ns
t <sub>OEW</sub>	WE High to Output Active	0	_	0	_	ns
t <sub>DS</sub>	Data Set-up Time	30	_	30	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	0	_	ns
t <sub>CS</sub>	CE2 Set-up Time	0	_	0	_	ns
t <sub>CH</sub>	CE2 Hold Time	300	_	300	_	μs
t <sub>DPD</sub>	CE2 Pulse Width	10	_	10	_	ms
t <sub>CHC</sub>	CE2 Hold from CE1	0	_	0	_	ns
t <sub>CHP</sub>	CE2 Hold from Power On	30	_	30	_	μs


### **AC TEST CONDITIONS**

PARAMETER	CONDITION		
Output load	30 pF + 1 TTL Gate		
Input pulse level	V <sub>DD</sub> – 0.2 V, 0.2 V		
Timing measurements	V <sub>DD</sub> × 0.5		
Reference level	V <sub>DD</sub> × 0.5		
t <sub>R</sub> , t <sub>F</sub>	5 ns		




#### **TIMING DIAGRAMS**

#### **READ CYCLE**




#### PAGE READ CYCLE (8 words access)






# WRITE CYCLE 1 ( WE CONTROLLED) (See Note 8)




# WRITE CYCLE 2 (CE CONTROLLED) (See Note 8)






# WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 8)






#### **Deep Power-down Timing**




#### Power-on Timing



#### **Provisions of Address Skew**


#### Read

If multiple invalid address cycles shorter than  $t_R cmin$  sustain over  $10\mu s$ , as least one valid address cycle over  $t_R cmin$  must be needed during  $10\mu s$ .



#### Write

If multiple invalid address cycles shorter than tWCmin sustain over 10µs, as least one valid address cycle over tWCmin with tWPmin must be needed during 10µs.




# **TOSHIBA**

#### Notes:

- (1) Stresses greater than listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are reference to GND.
- (3) IDDO depends on the cycle time.
- (4) IDDO depends on output loading. Specified values are defined with the output open condition.
- (5) AC measurements are assumed  $t_R$ ,  $t_F = 5$  ns.
- (6) Parameters top, topo, tbp and topw define the time at which the output goes the open condition and are not output voltage reference levels.
- (7) Data cannot be retained at deep power-down stand-by mode.
- (8) If  $\overline{OE}$  is high during the write cycle, the outputs will remain at high impedance.
- (9) During the output state of I/O signals, input signals of reverse polarity must not be applied.
- (10) If  $\overline{CE1}$  or  $\overline{LB}/\overline{UB}$  goes LOW coincident with or after  $\overline{WE}$  goes LOW, the outputs will remain at high impedance.
- (11) If  $\overline{\text{CE1}}$  or  $\overline{\text{LB}}/\overline{\text{UB}}$  goes HIGH coincident with or before  $\overline{\text{WE}}$  goes HIGH, the outputs will remain at high impedance.



## **PACKAGE DIMENSIONS**



Weight: g (typ)

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.