



N-channel Enhanced mode TO-220 MOSFET

Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 7.6mΩ)@ $V_{GS}=10V$
- Low Gate Charge (Typ 76nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:Synchronous Rectification , Li Battery Protect Board, Inverter



BV_{DSS} : 68V
 I_D : 75A
 $R_{DS(ON)}$: 7.6mΩ



General Description

This power MOSFET is produced with advanced technology of SAMWIN.

This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.



Order Codes

| Item | Sales Type | Marking | Package | Packaging |
|------|-------------|----------|---------|-----------|
| 1 | SW P 75N75B | SW75N75B | TO-220 | TUBE |

Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|--|-------------|---------------|
| V_{DSS} | Drain to source voltage | 68 | V |
| I_D | Continuous drain current (@ $T_C=25^\circ C$) | 75* | A |
| | Continuous drain current (@ $T_C=100^\circ C$) | 47* | A |
| I_{DM} | Drain current pulsed (note 1) | 300 | A |
| V_{GS} | Gate to source voltage | ± 25 | V |
| E_{AS} | Single pulsed avalanche energy (note 2) | 208 | mJ |
| E_{AR} | Repetitive avalanche energy (note 1) | 27 | mJ |
| dv/dt | Peak diode recovery dv/dt (note 3) | 5 | V/ns |
| P_D | Total power dissipation (@ $T_C=25^\circ C$) | 89 | W |
| | Derating factor above 25°C | 0.7 | W/ $^\circ C$ |
| T_{STG}, T_J | Operating junction temperature & storage temperature | -55 ~ + 150 | $^\circ C$ |
| T_L | Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds. | 300 | $^\circ C$ |

*. Drain current is limited by junction temperature.

Thermal characteristics

| Symbol | Parameter | Value | Unit |
|------------|---|-------|--------------|
| R_{thjc} | Thermal resistance, Junction to case | 1.4 | $^\circ C/W$ |
| R_{thja} | Thermal resistance, Junction to ambient | 53 | $^\circ C/W$ |

Electrical characteristic ($T_C = 25^\circ\text{C}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--|---|--|------|------|------|---------------------------|
| Off characteristics | | | | | | |
| BV_{DSS} | Drain to source breakdown voltage | $V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$ | 68 | | | V |
| $\Delta \text{BV}_{\text{DSS}} / \Delta T_J$ | Breakdown voltage temperature coefficient | $I_D=250\mu\text{A}$, referenced to 25°C | | 0.06 | | $\text{V}/^\circ\text{C}$ |
| I_{DSS} | Drain to source leakage current | $V_{\text{DS}}=68\text{V}$, $V_{\text{GS}}=0\text{V}$ | | 1 | | μA |
| | | $V_{\text{DS}}=54.4\text{V}$, $T_C=125^\circ\text{C}$ | | 50 | | μA |
| I_{GSS} | Gate to source leakage current, forward | $V_{\text{GS}}=25\text{V}$, $V_{\text{DS}}=0\text{V}$ | | 100 | | nA |
| | Gate to source leakage current, reverse | $V_{\text{GS}}=-25\text{V}$, $V_{\text{DS}}=0\text{V}$ | | -100 | | nA |
| On characteristics | | | | | | |
| $V_{\text{GS(TH)}}$ | Gate threshold voltage | $V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$ | 2 | | 4 | V |
| $R_{\text{DS(ON)}}$ | Drain to source on state resistance | $V_{\text{GS}}=10\text{V}$, $I_D=37.5\text{A}$ | | 7.6 | 8.4 | $\text{m}\Omega$ |
| | | $V_{\text{GS}}=10\text{V}$, $I_D=75\text{A}$ | | 7.7 | 8.5 | $\text{m}\Omega$ |
| G_f | Forward transconductance | $V_{\text{DS}}=5\text{V}$, $I_D=37.5\text{A}$ | 51 | | | S |
| Dynamic characteristics | | | | | | |
| C_{iss} | Input capacitance | $V_{\text{GS}}=0\text{V}$, $V_{\text{DS}}=25\text{V}$, $f=1\text{MHz}$ | | 4290 | | pF |
| C_{oss} | Output capacitance | | | 280 | | |
| C_{rss} | Reverse transfer capacitance | | | 278 | | |
| $t_{\text{d(on)}}$ | Turn on delay time | $V_{\text{DS}}=34\text{V}$, $I_D=30\text{A}$, $R_G=25\Omega$, $V_{\text{GS}}=10\text{V}$ (note 4,5) | | 31 | | ns |
| t_r | Rising time | | | 124 | | |
| $t_{\text{d(off)}}$ | Turn off delay time | | | 139 | | |
| t_f | Fall time | | | 101 | | |
| Q_g | Total gate charge | $V_{\text{DS}}=54.4\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=30\text{A}$ (note 4,5) | | 76 | | nC |
| Q_{gs} | Gate-source charge | | | 17 | | |
| Q_{gd} | Gate-drain charge | | | 34 | | |
| R_g | Gate resistance | $V_{\text{DS}}=0\text{V}$, Scan F mode | | 0.7 | | Ω |

Source to drain diode ratings characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-----------------------------|---|------|------|------|------|
| I_s | Continuous source current | Integral reverse p-n Junction diode in the MOSFET | | | 75 | A |
| I_{SM} | Pulsed source current | | | | 300 | A |
| V_{SD} | Diode forward voltage drop. | $I_s=75\text{A}$, $V_{\text{GS}}=0\text{V}$ | | | 1.4 | V |
| t_{rr} | Reverse recovery time | $I_s=30\text{A}$, $V_{\text{GS}}=0\text{V}$, $dI_F/dt=100\text{A}/\mu\text{s}$ | | 32 | | ns |
| Q_{rr} | Reverse recovery charge | | | 27 | | nC |

※. Notes

1. Repetitive rating : pulse width limited by junction temperature.
2. $L = 0.46\text{mH}$, $I_{AS}=30\text{A}$, $V_{DD}=50\text{V}$, $R_G=25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 30\text{A}$, $dI/dt = 100\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 2. Transfer characteristics




Fig. 3. On-resistance variation vs. drain current and gate voltage




Fig. 5. Breakdown voltage variation vs. junction temperature




Fig. 4. On-state current vs. diode forward voltage




Fig. 6. On-resistance variation vs. junction temperature




Fig. 7. Gate charge characteristics




Fig. 8. Capacitance Characteristics




Fig. 9. Maximum safe operating area




Fig. 10. Transient thermal response curve




Fig. 11. Gate charge test circuit & waveform





Fig. 12. Switching time test circuit & waveform








Fig. 13. Unclamped Inductive switching test circuit & waveform



$$E_{AS} = \frac{1}{2} L I_{AS}^2$$

Fig. 14. Peak diode recovery dv/dt test circuit & waveform



DISCLAIMER

- * All the data & curve in this document was tested in XI' AN SEMIPOWER TESTING & APPLICATION CENTE R.
- * This product has passed the PCT, TC, HTRB, HTGB, HAST, PC and Solderdunk reliability test.
- * Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)
- * Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com