





- ▼ Simple Drive Requirement
- ▼ SO-8 Compatible with Heatsink
- ▼ Ultra Low On-resistance
- ▼ RoHS Compliant & Halogen-Free



$BV_{DSS}$	60V
$R_{DS(ON)}$	$3.4\text{m}\Omega$
$I_D^4$	130A



## Description

AP6N3R4C series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6L package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.

## Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C=25^\circ\text{C}$	Drain Current (Chip), $V_{GS} @ 10\text{V}^4$	130	A
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	28.5	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	22.8	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	350	A
$P_D @ T_C=25^\circ\text{C}$	Total Power Dissipation	104	W
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	5	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>5</sup>	163	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-c}$	Maximum Thermal Resistance, Junction-case	1.2	°C/W
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	25	°C/W



## AP6N3R4CMT-L

### Electrical Characteristics@T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	60	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	2.6	3.4	mΩ
		V <sub>GS</sub> =8V, I <sub>D</sub> =18.5A	-	3	4.8	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.5	-	4	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =20A	-	50	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =48V, V <sub>GS</sub> =0V	-	-	25	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =+20V, V <sub>DS</sub> =0V	-	-	+100	nA
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =20A	-	68	107	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =30V	-	14	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =10V	-	18	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DS</sub> =30V	-	18	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =20A	-	60	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =6Ω	-	60	-	ns
t <sub>f</sub>	Fall Time	V <sub>GS</sub> =10V	-	110	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	3950	6320	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =30V	-	2220	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	160	-	pF
R <sub>g</sub>	Gate Resistance	f=1.0MHz	-	2	4	Ω

### Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =20A, V <sub>GS</sub> =0V	-	-	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>S</sub> =20A, V <sub>GS</sub> =0V,	-	60	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dl/dt=100A/μs	-	70	-	nC

### Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, t ≤10sec; 60°C/W at steady state.
- 4.Package limitation current is 100A .
- 5.Starting T<sub>j</sub>=25°C , V<sub>DD</sub>=30V , L=0.3mH , R<sub>G</sub>=25Ω

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode












Fig 6. Gate Threshold Voltage v.s. Junction Temperature

# AP6N3R4CMT-L






**Fig 13. Normalized  $BV_{DSS}$  v.s. Junction Temperature**



**Fig 14. Total Power Dissipation**



**Fig 15. Typ. Drain-Source on State Resistance**



**AP6N3R4CMT-L**

## **MARKING INFORMATION**

