Optical Image Stabilization (OIS) / Auto Focus (AF) Controller & Driver with 40kB Flash Memory

ON

ON Semiconductor®

www.onsemi.com

1. Overview

LC898123F40XC is a system solution integrating an ultra-low-power 32-bit DSP, Flash Memory, and analog peripherals for OIS (Optical Image Stabilization) /AF (Auto Focus) control, H-bridge, and linear drivers.

Available in a tiny 3.22mm x 2.30mm chipscale package, this device's 40kB Flash memory enables high level commands and user data for greater system flexibility.

WLCSP35, 3.22x2.3

2. Features

- On-chip ultra-low-power 32-bit DSP
 - · Built-in software digital servo filter
 - · Built-in software Gyro filter

■ Flash Memory

40 KByte Flash memory to store data and DSP software

■ Peripherals

- Built-in Hall op amp with internal $5\times$, $10\times$, $13\times$, $20\times$, $40\times$, and $60\times$ adjustable gain
- 4-channel, 14-bit A/D converter for Hall input
- setting
 3-channel, 8-bit D/A converter for Hall bias

3-channel, 3-bit D/A converter for Hall offset

- 3-channel, 8-bit D/A converter for Hall bias setting
- Built-in 1-MHz 2-wire serial interface with clock stretch function
- Digital Gyro interface for various types of gyro (SPI Bus)
- · Built-in 41-MHz oscillator
- · Built-in LDO (Low Drop-Out regulator)

■ Package

- · WLP35 (35-bump chipscale)
- $3.22 \text{ mm} \times 2.30 \text{ mm}$, 0.45 mm thick
- 0.4 mm bump pitch
- · Pb-Free and Halogen Free

■ Motor Driver

· OIS

2-channel constant current linear driver ($I_{full} = 200 \text{ mA}$) 2-channel H-bridge PWM driver ($I_{omax} = 220 \text{ mA}$)

· OP-AF (unidirection)

1-channel constant current linear driver ($I_{\text{full}} = 150 \text{ mA}$)

· OP-AF (bidirection)

1-channel constant current linear driver $(I_{full} = 150 \text{ mA})$

· CL-AF

1-channel constant current linear driver ($I_{full} = 150 \text{ mA}$) 1-channel H-bridge PWM driver (I_{omax} 150 mA)

■ Power supply voltage

· AD/DA/VGA/LDO/OSC:

AVDD30 = 2.6 to 3.3 V

- Digital I/O (except Gyro I/F): AVDD30 = 2.6 to 3.3 V
- · Driver:

VM = Constant current: 1.75 to 3.3 V H Bridge PWM: 2.6 to 3.3 V


 Core Logic / Gyro interface I/O generated by internal LDO:

DVDD15 = 1.55 V output (typ)


ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

3. Block Diagram



4. Application Diagram





5. Package Dimensions


unit: mm


WLCSP35, 3.22x2.3

CASE 567LJ ISSUE O










- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.45			
A1	0.03	0.13			
b	0.15	0.25			
D	3.22	BSC			
E	2.30 BSC				
е	0.40	BSC			

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

6. Pin Assign

G	OUT4	OUT3	OUT2	OUT1	VM
F	MON1	SDA2 (RXD)	WPB	PGND	OUT6
E	MON2	SCL2 (TXD)	DVSS	EXCLK	OUT5
D	DVDD15	EIRQ1	AVSS	SDA	SCL
С	AVDD30	HLAFBO	AVSS	HLYBO	HLXBO
В	DGDATA	DGSSB	OPINMAF	OPINMY	OPINMX
A	DGSCLK	DGDIN	OPINPAF	OPINPY	OPINPX
	1	2	3	4	5

BOTTOM VIEW



7. Pin Descriptions

Pin Num	Pin	I/O Atr	I/O Pwr (V)	Primary Function (just after Reset)	Sub Functions	Init
4.1	Dead II	- D	1.55	Digital Gyro I/F Clock Input	Digital Gyro Clock Output	7
A1	DGSCLK	В	1.55	Digital Gyro I/F Clock Output	Internal Signal Monitor	Z
A2	DGDIN	В	1.55	Digital Gyro Data Input (4 Wired)	I ² C Data I/O for DAC Monitor Internal Signal Monitor	Z
A3	OPINPAF	I	2.8	AF Hall Opamp Input Plus	_	_
A4	OPINPY	I	2.8	OIS Hall Y Opamp Input Plus	_	_
A5	OPINPX	I	2.8	OIS Hall X Opamp Input Plus	_	_
В1	DGDATA	В	1.55	GPIO Input	Digital Gyro I/F Data Output (4 Wired) Digital Gyro I/F Data I/O (3 Wired) Internal Signal Monitor	z
B2	DGSSB	В	1.55	Digital Gyro I/F Chip Select Input Digital Gyro I/F Chip Select Output	Digital Gyro I/F Chip Select Output Internal Signal Monitor	Z
В3	OPINMAF	I	2.8	AF Hall OpAmp Input Minus	=	_
B4	OPINMY	I	2.8	OIS Hall Y Opamp Input Minus	_	_
B5	OPINMX	I	2.8	OIS Hall X Opamp Input Minus	-	_
C1	AVDD30	P	2.0	Analog Power (2.6 to 3.3 V)	_	
C2	HLAFBO	0	2.8	AF Hall Bias Output	<u> - </u>	+ -
C3	AVSS	P	2.0	Analog GND		
		0	2.0		_	-
C4	HLYBO		2.8	OIS Hall Y Bias Output	<u> </u>	-
C5	HLXBO	0	2.8	OIS Hall X Bias Output	_	_
D1	DVDD15	P	-	Internal LDO Power Output	-	-
D2	EIRQ1	В	2.8	External IRQ1	I ² C Data I/O for DAC Monitor UART Data Output (TXD) SPI I/F Chip Select Output	D
				External Clock Input	Internal Signal Monitor Servo Monitor Analog Input	-
D3	AVSS	P	_	Analog GND	_	_
D4	SDA	В	2.8	I ² C Data	=	Z
D5	SCL	В	2.8	I ² C Clock	_	Z
E1	MON2	В	2.8	(Debugger Data Input)	I ² C Data I/O for DAC Monitor UART Data Input (RXD) Servo Monitor Analog Out Internal Signal Monitor	Z
E2	SCL2 (TXD)	В	2.8	I ² C Clock for 2nd I ² C	I ² C Data I/O for DAC Monitor UART Data Output Internal Signal Monitor	Z
E3	DVSS	P	_	Logic GND	_	-
E4	EXCLK	В	2.8	External Clock Input	I ² C Data I/O for DAC Monitor	D
154				External IRQ1	Internal Signal Monitor	D
E5	OUT5	О	2.8	AF Driver Output (H-Bridge, Linear)	_	
F1	MON1	В	2.8	(Debugger Data Output)	I ² C Data I/O for DAC Monitor UART Data Output (TXD) Servo Monitor Analog Out Internal Signal Monitor	_ _ _ L
F2	SDA2 (RXD)	В	2.8	I ² C Data for 2nd I ² C	I ² C Data I/O for DAC Monitor UART Data Input Internal Signal Monitor	Z
F3	WPB	I	2.8	Write Protect for Flash	=	D
F4	PGND	P	-	Driver GND	_	_
F5	OUT6	0	2.8	AF Driver Output (H-Bridge, Linear)	_	_
G1	OUT4	0	2.8	OIS Driver Output	<u> -</u> -	+ -
			_	•		
G2	OUT3	0	2.8	OIS Driver Output		_
G3	OUT2	0	2.8	OIS Driver Output		
G4	OUT1	0	2.8	OIS Driver Output	_	
G5	VM	P	_	Driver Power (2.6 to 3.3 V)	_	1 -

8. Electrical Characteristics

Absolute Maximum Rating at AVSS = 0 V, DVSS = 0 V, PGND = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Down supply valtage	V _{AD} 30 max	Ta ≤ 25°C	-0.3 to +4.6	V
Power supply voltage	VM max	Ta ≤ 25°C	-0.3 to +4.6	V
Input voltage (Except DGDATA, DGSSB, DGSCLK, DGDIN)	V _{AI} 30	Ta ≤ 25°C	-0.3 to V _{AI} 30+0.3	V
Input voltage (DGDATA, DGSSB, DGSCLK, DGDIN)	V _{LDO} 18	$Ta = -30 \text{ to } +85^{\circ}\text{C}$	-0.3 to +1.872	V
Storage temperature	Tstg		-55 to +125	°C
Operating temperature	Topr		-30 to +85	°C
Output continuous current	Iomay	OUT1 to 4	210	mA
	Iomax	OUT5, OUT6	157.5	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ratings at Ta = -30 to +85°C, AVSS = 0 V, DVSS = 0 V, PGND = 0 V

3.0V Power Supply (AVDD30)

Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	$V_{AD}30$	2.6	2.8	3.3	V
Input voltage range	V_{IN}	0	-	$V_{AD}30$	V

3.0V Power Supply (VM)

Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage (H-Bridge PWM)	W 20	2.6	2.8	3.3	V
Power supply voltage (Constant current)	V_M30	1.75	2.8	3.3	V
Input voltage range	V_{INM}	0	_	V_M30	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC Characteristics: Input/Output level at AVSS = 0 V, DVSS = 0 V, PGND = 0 V, V_{DD} = 2.6 to 3.6 V, V_{DD} = -30 to +85°C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Applicable Pin
High-level input voltage	VIH	CMOS	1.36			V	SCL2(TXD), SDA2(RXD),
Low-level input voltage	VIL	schmitt			0.39	V	EXCLK
High-level input voltage	VIH	CMOS	1.26			V	DGDIN, DGSSB,
Low-level input voltage	VIL	schmitt			0.35		DGSCLK, DGDATA
High-level input voltage	VIH	CMOS	1.40				GCL GDA
Low-level input voltage	VIL	schmitt			0.40	V	SCL, SDA
High-level input voltage	VIH	CMOS	1.48				FIRO1 WAR
Low-level input voltage	VIL	schmitt			0.37		EIRQ1, WPB
High-level input voltage	VIH	CMOS	1.40				MON1, MON2
Low-level input voltage	VIL	supported			0.51		
High-level output voltage	VOH	IOH = -2 mA	AVDD30 -0.4			V	SCL2(TXD), SDA2(RXD), EXCLK, EIRQ1, MON1, MON2
High-level output voltage	VOH	IOH = -0.1 mA	1.32			V	DGDIN, DGSSB, DGSCLK, DGDATA
Low-level output voltage	VOL	IOL = 2 mA			0.2	V	SCL2(TXD), SDA2(RXD), DGDIN, DGSSB, DGSCLK, DGDATA, EXCLK, SDA, SCL
Low-level output voltage	VOL	IOL = 2 mA			0.4	V	MON1,MON2,EIRQ1
Analog input voltage	VAI		AVSS		AVDD30	V	OPINPX, OPINPY, OPINPAF, OPINMX, OPINMY, OPINMAF
PullUp resistor	Rup		50		200	kΩ	MON1, MON2, EIRQ1, SCL2(TXD), SD2(RXD)
PullUp resistor	Rup		180		800	kΩ	DGDATA, DGDIN, DGSSB, DGSCLK
PullDown resistor	Rdn		50		220	kΩ	MON1, MON2, EIRQ1, SCL2(TXD), SDA2(RXD), EXCLK, WPB
PullDown resistor	Rdn		120		500	kΩ	DGDATA, DGDIN, DGSSB, DGSCLK

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Driver output at Ta = -30 to +85°C, AVSS = 0 V, DVSS = 0 V, PGND = 0 V


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Output Current OUT1 to OUT4		Full code		200		mA
Output Current OUT5, OUT6	I_{full}	Full Code OP-AF (bidirection / unidirection) CL-AF		150		mA

Non-volatile Memory Characteristics

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Endurance	EN				1000	Cycles
Data retention	RT		10			Years


9. AC Characteristics

9-1 Power Sequence



Item	Symbol	Min	Тур	Max	Units
Rise time	tR			3	ms
Wait time	tW	100			ms
Bottom Voltage	Vbot			0.2	V

Injection order between AVDD30 and VM is below.



WPB must be open or pulled down normally. When Flash is erased or programmed, WPB must be held High.


SDA, SCL, EXCLK, and WPB will tolerate 3 V input at the time of power off.

Power must remain applied to the device during flash access in order to prevent unintentional rewriting of the flash memory.

Data in flash memory may be rewritten unintentionally if the specified power sequencing techniques are not kept.

9-2 Two Wire Serial Interface Timing

The device's communication protocol is compatible with I²C (Fast mode Plus). This circuit has clock stretch function.



Item	Symbol	Pin name	Min	Тур	Max	Units
SCL clock frequency	Fscl	SCL			1000	kHz
START condition hold time	tHD,STA	SCL SDA	0.26			μs
SCL clock Low period	tLOW	SCL	0.5			μs
SCL clock High period	tHIGH	SCL	0.26			μs
Setup time for repetition START condition	tSU,STA	SCL SDA	0.26			μs
Data hold time	tHD,DAT	SCL SDA	0 (*1)		0.9	μs
Data setup time	tSU,DAT	SCL SDA	50			ns
SDA, SCL rising time	tr	SCL SDA			120	ns
SDA, SCL falling time	tf	SCL SDA			120	ns
STOP condition setup time	tSU,STO	SCL SDA	0.26			μs
Bus free time between STOP and START	tBUF	SCL SDA	0.5			μs

^(*1) Although the I²C specification defines a condition that 300 ns of hold time is required internally, LC898123F40XC is designed for a condition with typ. 40 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate countermeasure on board, such as inserting a resistor.

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC898123F40XC-VH	WLCSP35, 3.22x2.3 (Pb-Free / Halogen Free)	4000 / Tape & Reel

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support in parameters and component in life support or any EAC Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h