Data sheet acquired from Harris Semiconductor SCHS165E

High-Speed CMOS Logic 4-Bit Parallel Access Register

## Features

- Asynchronous Master Reset
- J, $\bar{K}$, (D) Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfer
- Shift Right and Parallel Load Capability
- Complementary Output From Last Stage
- Buffered Inputs
- Typical $f_{\mathrm{MAX}}=50 \mathrm{MHz}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Fanout (Over Temperature Range)
- Standard Outputs $\qquad$ 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$


## Plnout



## Description

The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The two modes of operation, shift right $\left(Q_{0}-Q_{1}\right)$ and parallel load, are controlled by the state of the Parallel Enable ( $\overline{\mathrm{PE}}$ ) input. Serial data enters the first flip-flop $\left(Q_{0}\right)$ via the $J$ and $\bar{K}$ inputs when the $\overline{P E}$ input is high, and is shifted one bit in the direction $Q_{0}-Q_{1}-Q_{2}-Q_{3}$ following each Low to High clock transition. The J and $\overline{\mathrm{K}}$ inputs provide the flexibility of the JKtype input for special applications and by tying the two pins together, the simple D-type input for general applications. The device appears as four common-clocked D flip-flops when the PE input is Low. After the Low to High clock transition, data on the parallel inputs (D0-D3) is transferred to the respective $Q_{0}-Q_{3}$ outputs. Shift left operation $\left(Q_{3}-Q_{2}\right)$ can be achieved by tying the $Q_{n}$ outputs to the Dn-1 inputs and holding the $\overline{P E}$ input low.

All parallel and serial data transfers are synchronous, occurring after each Low to High clock transition. The 'HC195 series utilizes edge triggering; therefore, there is no restriction on the activity of the $\mathrm{J}, \overline{\mathrm{K}}, \mathrm{Pn}$ and $\overline{\mathrm{PE}}$ inputs for logic operations, other than set-up and hold time requirements. A Low on the asynchronous Master Reset (MR) input sets all Q outputs Low, independent of any other input condition.

## Ordering Information

| PART NUMBER | TEMP. RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :---: | :--- |
| CD54HC195F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC195E | -55 to 125 | 16 Ld PDIP |
| CD74HC195M | -55 to 125 | 16 Ld SOIC |
| CD74HC195NSR | -55 to 125 | 16 Ld SOP |
| CD74HC195PW | -55 to 125 | 16 Ld TSSOP |
| CD74HC195PWR | -55 to 125 | 16 Ld TSSOP |
| CD74HC195PWT | -55 to 125 | 16 Ld TSSOP |

NOTE: When ordering, use the entire part number. The suffix $R$ denotes tape and reel. The suffix $T$ denotes a small-quantity reel of 250.

## Functional Diagram


$Q_{0} Q_{1} Q_{2} Q_{3}$

TRUTH TABLE

| OPERATING MODES | INPUTS |  |  |  |  |  | OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { MR }}$ | CP | $\overline{\text { PE }}$ | $J$ | $\overline{\mathrm{K}}$ | Dn | $Q_{0}$ | $Q_{1}$ | $Q_{2}$ | $Q_{3}$ | $\bar{Q}_{3}$ |
| Asynchronous Reset | L | X | X | X | X | X | L | L | L | L | H |
| Shift, Set First Stage | H | $\uparrow$ | h | h | h | X | H | 90 | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\overline{\mathrm{q}}_{2}$ |
| Shift, Reset First Stage | H | $\uparrow$ | h | 1 | 1 | X | L | 90 | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\overline{\mathrm{q}}_{2}$ |
| Shift, Toggle First Stage | H | $\uparrow$ | h | h | 1 | X | 90 | 90 | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\overline{\mathrm{q}}_{2}$ |
| Shift, Retain First Stage | H | $\uparrow$ | h | 1 | h | X | 90 | 90 | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\overline{\mathrm{q}}_{2}$ |
| Parallel Load | H | $\uparrow$ | 1 | X | X | dn | $\mathrm{d}_{0}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{2}$ | d3 | d2 |

$\mathrm{H}=$ High Voltage Level
L = Low Voltage Level,
X = Don't Care
$\uparrow=$ Transition from Low to High Level
I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition
$\mathrm{h}=$ Low Voltage Level One Set-up Time prior to the High to Low Clock Transition,
$\mathrm{dn}\left(\mathrm{q}_{\mathrm{n}}\right)=$ Lower Case Letters Indicate the State of the Referenced Input (or output) One Set-up Time Prior to the Low to High Clock
Transition.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5V to 7V |
| DC Input Diode Current, $\mathrm{I}_{1 / \mathrm{K}}$ |  |
| For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Source or Sink Current per Output Pin, $\mathrm{I}_{\mathrm{O}}$ |  |
| For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 25 \mathrm{~mA}$ |
| DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current, $\mathrm{I}_{\text {CC }}$ or $\mathrm{I}_{\text {GND }}$ | $\pm 50 \mathrm{~mA}$ |

## Operating Conditions

Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 V to 6 V

HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5 V to 5.5 V
DC Input or Output Voltage, $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}} \ldots \ldots . . . . . . . . . . . \mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I | $\mathrm{V}_{\mathrm{CC}}$ or <br> GND | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |

## Prerequisite For Switching Function

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| Clock Frequency | $\mathrm{f}_{\text {MAX }}$ | - | 2 | 6 | - | 5 | - | 4 | - | MHz |
|  |  |  | 4.5 | 30 | - | 25 | - | 20 | - | MHz |
|  |  |  | 6 | 35 | - | 29 | - | 23 | - | MHz |
| $\overline{\text { MR Pulse Width }}$ | $\mathrm{t}_{\mathrm{w}}$ | - | 2 | 80 | - | 100 | - | 120 | - | ns |
|  |  |  | 4.5 | 16 | - | 20 | - | 24 | - | ns |
|  |  |  | 6 | 14 | - | 17 | - | 20 | - | ns |
| Clock Pulse Width | $\mathrm{t}_{\mathrm{w}}$ | - | 2 | 80 | - | 100 | - | 120 | - | ns |
|  |  |  | 4.5 | 16 | - | 20 | - | 24 | - | ns |
|  |  |  | 6 | 14 | - | 17 | - | 20 | - | ns |
| Set-up Time <br> J, K, PE to Clock | tsu | - | 2 | 100 | - | 125 | - | 150 | - | ns |
|  |  |  | 4.5 | 20 | - | 25 | - | 30 | - | ns |
|  |  |  | 6 | 17 | - | 21 | - | 26 | - | ns |
| Hold Time <br> J, $\bar{K}, \overline{\text { PE }}$ to Clock | ${ }_{\text {t }}$ | - | 2 | 3 | - | 3 | - | 3 | - | ns |
|  |  |  | 4.5 | 3 | - | 3 | - | 3 | - | ns |
|  |  |  | 6 | 5 | - | 3 | - | 3 | - | ns |
| Removal Time, MR to Clock | $t_{\text {REM }}$ | - | 2 | 80 | - | 100 | - | 120 | - | ns |
|  |  |  | 4.5 | 16 | - | 20 | - | 24 | - | ns |
|  |  |  | 6 | 14 | - | 17 | - | 20 | - | ns |

Switching Specifications Input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  | $\begin{array}{\|c} \hline-40^{\circ} \mathrm{C} \text { TO } 85^{\circ} \mathrm{C} \\ \hline \text { MAX } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline-55^{\circ} \mathrm{C} \text { TO } 125^{\circ} \mathrm{C} \\ \hline \text { MAX } \\ \hline \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP | MAX |  |  |  |
| HC TYPES |  |  |  |  |  |  |  |  |
| Propagation Delay, CP to Output | $t_{\text {PLH }}$, tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | 175 | 220 | 265 | ns |
|  |  |  | 4.5 | - | 35 | 44 | 53 | ns |
|  |  |  | 6 | - | 30 | 37 | 45 | ns |
| Propagation Delay, $\overline{\mathrm{MR}}$ toOutput | $t_{\text {PLH }}$, tPHL | $C_{L}=50 \mathrm{pF}$ | 2 | - | 150 | 190 | 225 | ns |
|  |  |  | 4.5 | - | 30 | 38 | 45 | ns |
|  |  |  | 6 | - | 26 | 33 | 38 | ns |
| Output Transition Times (Figure 1) | ${ }_{\text {t }}^{\text {LLH, }}$, tTHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | 75 | 95 | 110 | ns |
|  |  |  | 4.5 | - | 15 | 19 | 22 | ns |
|  |  |  | 6 | - | 13 | 16 | 19 | ns |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | - | - | - | 10 | 10 | 10 | pF |
| CP to $\mathrm{Q}_{\mathrm{n}}$ Propagation Delay | $t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | 14 | - | - | - | ns |
| $\overline{\mathrm{MR}}$ to $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{t}_{\text {PHL }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | 13 | - | - | - | ns |
| Maximum Clock Frequency | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | 50 | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 2, 3) | $\mathrm{CPD}^{\text {P }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 45 | - | - | - | pF |

## NOTES:

2. $C_{P D}$ is used to determine the dynamic power consumption, per flip-flop.
3. $P_{D}=V_{C C}{ }^{2} f_{i}+\sum\left(C_{L} V_{C C}{ }^{2}+f_{O}\right)$ where $f_{i}=$ Input Frequency, $f_{O}=$ Output Frequency, $C_{L}=$ Output Load Capacitance, $V_{C C}=$ Supply Voltage.

## Test Circuit and Waveforms



FIGURE 1. CLOCK PREREQUISITE AND PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES


FIGURE 2. MASTER RESET PREREQUISITE AND PROPAGATION DELAYS


FIGURE 3. J, $\bar{K}$, OR PARALLEL ENABLE PREREQUISITE TIMES

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD54HC195F3A | ACTIVE | CDIP | $J$ | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| CD74HC195E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD74HC195EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HC195M | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195M96 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195M96E4 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195ME4 | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195NSR | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195NSRE4 | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PW | ACTIVE | TSSOP | PW | 16 | 90 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PWE4 | ACTIVE | TSSOP | PW | 16 | 90 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PWT | ACTIVE | TSSOP | PW | 16 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC195PWTE4 | ACTIVE | TSSOP | PW | 16 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathbf{B r}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006(0,15)$ per end.
D Body width does not include interlead flash. Interlead flash shall not exceed $.017(0,43)$ per side.
E. Reference JEDEC MS-012 variation AC.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| PIMS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

