

May 2000

# FQB19N20L / FQI19N20L

### 200V LOGIC N-Channel MOSFET


#### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply, motor control.

#### **Features**

- 21A, 200V,  $R_{DS(on)}$  = 0.14 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 27 nC)
- Low Crss (typical 30 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability
- · Low level gate drive requirement allowing direct operation from logic drivers



## **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		FQB19N20L / FQI19N20L	Units
V <sub>DSS</sub>	Drain-Source Voltage		200	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		21	Α
	- Continuous (T <sub>C</sub> = 100°C)	)	13.3	Α
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	84	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	250	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	21	Α
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	14	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *		3.13	W
	Power Dissipation (T <sub>C</sub> = 25°C)		140	W
	- Derate above 25°C		1.12	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

#### **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.89	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	200			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.16		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 200 V, V <sub>GS</sub> = 0 V			1	μΑ
		V <sub>DS</sub> = 160 V, T <sub>C</sub> = 125°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	and at a minting					
V <sub>GS(th)</sub>	aracteristics Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.0		2.0	V
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_{D} = 10.5 \text{ A}$		0.11	0.14	Ω
NDS(on)	On-Resistance	$V_{GS} = 5 \text{ V}, I_D = 10.5 \text{ A}$ (Note 4)		0.11	0.14	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 10.5 A		18.5		S
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		220	000	_
	Output Oupdoitarios	f = 1.0 MHz		220	290	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	T = 1.0 MHZ		30	40	pF pF
C <sub>rss</sub>		T = 1.0 MHZ				
C <sub>rss</sub>	Reverse Transfer Capacitance					
C <sub>rss</sub> Switchi t <sub>d(on)</sub>	Reverse Transfer Capacitance	V <sub>DD</sub> = 100 V, I <sub>D</sub> = 21 A,		30	40	pF
$c_{rss}$ Switchi $t_{d(on)}$ $t_r$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time			35	80	pF
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time	$V_{DD} = 100 \text{ V}, I_{D} = 21 \text{ A},$ $R_{G} = 25 \Omega$		35 300	80 610	pF ns
$\begin{array}{c} \mathbf{C}_{\text{rss}} \\ \\ \mathbf{Switchi} \\ \mathbf{t}_{\text{d(on)}} \\ \mathbf{t}_{\text{r}} \\ \\ \mathbf{t}_{\text{d(off)}} \\ \mathbf{t}_{\text{f}} \end{array}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time	$V_{DD} = 100 \text{ V}, I_{D} = 21 \text{ A},$ $R_{G} = 25 \Omega$		35 300 130	80 610 270	pF  ns  ns
$\begin{array}{c} \mathbf{C}_{\mathrm{rss}} \\ \\ \mathbf{Switchi} \\ \mathbf{t}_{\mathrm{d(on)}} \\ \mathbf{t}_{\mathrm{r}} \\ \\ \mathbf{t}_{\mathrm{d(off)}} \\ \\ \mathbf{t}_{\mathrm{f}} \\ \\ \mathbf{Q}_{\mathrm{g}} \end{array}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time	$V_{DD}$ = 100 V, $I_{D}$ = 21 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5)	  	35 300 130 180	80 610 270 370	ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ \textbf{Switchi} \\ \textbf{t}_{d(\text{on})} \\ \textbf{t}_{r} \\ \textbf{t}_{d(\text{off})} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \end{array}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge	$V_{DD} = 100 \text{ V}, I_D = 21 \text{ A},$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_D = 21 \text{ A},$		35 300 130 180 27	80 610 270 370 35	pF  ns ns ns ns ns
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$V_{DD} = 100 \text{ V}, I_D = 21 \text{ A},$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_D = 21 \text{ A},$ $V_{GS} = 5 \text{ V}$ (Note 4, 5)		35 300 130 180 27 5.8	80 610 270 370 35	ns ns ns nc nC
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge	$V_{DD} = 100 \text{ V}, I_D = 21 \text{ A},$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_D = 21 \text{ A},$ $V_{GS} = 5 \text{ V}$ (Note 4, 5)		35 300 130 180 27 5.8	80 610 270 370 35	ns ns ns nc nC
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$V_{DD}$ = 100 V, $I_D$ = 21 A, $R_G$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 160 V, $I_D$ = 21 A, $V_{GS}$ = 5 V (Note 4, 5)	   	35 300 130 180 27 5.8 11.2	80 610 270 370 35 	ns ns ns ns nc nC
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$V_{DD}$ = 100 V, $I_D$ = 21 A, $R_G$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 160 V, $I_D$ = 21 A, $V_{GS}$ = 5 V (Note 4, 5)		35 300 130 180 27 5.8 11.2	80 610 270 370 35 	ns ns ns nC nC
$C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics at Maximum Continuous Drain-Source Diode Fall Maximum Pulsed Drain-Source Diode Fall Characteristics at Maximum Pulsed Drain-Source Diode Fall Characteristics and Maximum Pulsed Drain-Source Diode Fall Characteristics at Maximum Pulsed Drain-Source Diode Fall Characteristics and Maximum Pulsed Drain-Source Diode Fall Characteristics and Maximum Pulsed Drain-Source Diode Fall Characteristics and Maximum Pulsed Drain-Source Diode Fall Characteristics	$V_{DD} = 100 \text{ V}, I_D = 21 \text{ A},$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_D = 21 \text{ A},$ $V_{GS} = 5 \text{ V}$ (Note 4, 5)  and Maximum Ratings  and Forward Current  Forward Current	   	35 300 130 180 27 5.8 11.2	80 610 270 370 35  	ns ns ns nc nC

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A, May 2000

# Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, May 2000


### **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**




#### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms






©2000 Fairchild Semiconductor International Rev. A, May 2000


Body Diode Forward Voltage Drop





# I<sup>2</sup>PAK







#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FASTr™ QFET™ VCX™

Bottomless™ GlobalOptoisolator™ QS™

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E<sup>2</sup>CMOS<sup>TM</sup> MICROWIRE™ SuperSOT™-6 OPTOLOGIC™ EnSigna™ SuperSOT™-8 FACT™ OPTOPLANAR™ SyncFET™ POP™ FACT Quiet Series™ TinyLogic™

FAST® PowerTrench® UHC™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	