

# ISO7841 ISO7841F High-Performance, 8000 V<sub>PK</sub> Reinforced Quad-Channel Digital Isolator

## 1 Features

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25 V to 5.5 V Level Translation
- Wide Temperature Range: –55°C to 125°C
- Low Power Consumption, Typical 1.7 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5 V Supplies)
- Industry leading CMT(Min): ±100 kV/μs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >25 Years
- Wide Body SOIC-16 Package and Extra-Wide Body SOIC-16 Package Options
- Safety and Regulatory Approvals:
  - 8000 V<sub>PK</sub> Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 5.7 kV<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 60601-1 and IEC 61010-1 End Equipment Standards
  - CQC Certification per GB4943.1-2011
  - DW Package Certifications Complete; DWW Certifications Planned

## 2 Applications

- Industrial Automation
- Motor Control
- Power Supplies
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

## 3 Description


The ISO7841 is a high-performance, quad-channel digital isolator with 8000 V<sub>PK</sub> isolation voltage. This device has reinforced isolation certifications according to VDE, CSA, and CQC. The isolator provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by silicon dioxide (SiO<sub>2</sub>) insulation barrier. This device comes with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. ISO7841 has three forward and one reverse-direction channels. If the input power or signal is lost, default output is 'high' for the ISO7841 device and 'low' for the ISO7841F device. See [Device Functional Modes](#) for further details. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of ISO7841 has been significantly enhanced to ease system-level ESD, EFT, Surge and Emissions compliance. ISO7841 is available in 16-pin SOIC wide-body (DW) package and extra-wide body (DWW) packages.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7841 / ISO7841F	SOIC, DW (16)	10.30 mm x 7.50 mm
	Extra wide SOIC, DWW (16)	10.30 mm x 14.0 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



(1) V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input channels.

(2) V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.1 Overview .....	15
<b>2 Applications</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	15
<b>3 Description</b> .....	<b>1</b>	8.3 Feature Description .....	16
<b>4 Revision History</b> .....	<b>2</b>	8.4 Device Functional Modes .....	20
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	<b>9 Application and Implementation</b> .....	<b>22</b>
<b>6 Specifications</b> .....	<b>5</b>	9.1 Application Information .....	22
6.1 Absolute Maximum Ratings .....	5	9.2 Typical Application .....	22
6.2 ESD Ratings .....	5	<b>10 Power Supply Recommendations</b> .....	<b>24</b>
6.3 Recommended Operating Conditions .....	5	<b>11 Layout</b> .....	<b>25</b>
6.4 Thermal Information .....	6	11.1 Layout Guidelines .....	25
6.5 Power Dissipation Characteristics .....	6	11.2 Layout Example .....	25
6.6 Electrical Characteristics, 5 V .....	7	<b>12 Device and Documentation Support</b> .....	<b>26</b>
6.7 Electrical Characteristics, 3.3 V .....	8	12.1 Documentation Support .....	26
6.8 Electrical Characteristics, 2.5 V .....	9	12.2 Related Links .....	26
6.9 Switching Characteristics, 5 V .....	10	12.3 Community Resources .....	26
6.10 Switching Characteristics, 3.3 V .....	10	12.4 Trademarks .....	26
6.11 Switching Characteristics, 2.5 V .....	11	12.5 Electrostatic Discharge Caution .....	26
6.12 Typical Characteristics .....	12	12.6 Glossary .....	26
<b>7 Parameter Measurement Information</b> .....	<b>13</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>26</b>
<b>8 Detailed Description</b> .....	<b>15</b>		

## 4 Revision History


Changes from Revision C (July 2015) to Revision D	Page
• Added <b>Features</b> : DW Package Certifications Complete; DWW Certifications Planned .....	1
• Added text to the <b>Description</b> : and extra-wide body (DWW) packages. ....	1
• Added package: Extra wide SOIC, DWW (16) to the <i>Device Information</i> table .....	1
• Changed the MIN value of CMTI in <i>Electrical Characteristics, 5 V</i> , 5 V table From: 70 To: 100 kV/μs, deleted the TYP value of 100 kV/μs .....	7
• Added the Supply Current - ISO7842DW and ISO7842FDW section to the <i>Electrical Characteristics, 5 V</i> .....	7
• Added the Supply Current - ISO7842DWW and ISO7842FDWW section to the <i>Electrical Characteristics, 5 V</i> .....	7
• Changed the MIN value of CMTI in <i>Electrical Characteristics, 3.3 V</i> , 5 V table From: 70 To: 100 kV/μs, deleted the TYP value of 100 kV/μs .....	8
• Added the Supply Current - ISO7842DW and ISO7842FDW section to the <i>Electrical Characteristics, 3.3 V</i> .....	8
• Added the Supply Current - ISO7842DWW and ISO7842FDWW section to the <i>Electrical Characteristics, 3.3 V</i> .....	8
• Changed the MIN value of CMTI in <i>Electrical Characteristics, 2.5 V</i> , 5 V table From: 70 To: 100 kV/μs, deleted the TYP value of 100 kV/μs .....	9
• Added the Supply Current - ISO7842DW and ISO7842FDW section to the <i>Electrical Characteristics, 5 V</i> .....	9
• Added the Supply Current - ISO7842DWW and ISO7842FDWW section to the <i>Electrical Characteristics, 2.5 V</i> .....	9
• Added the 16-DWW Package to <b>Table 1</b> .....	16
• Added the DWW package information to <b>Table 2</b> .....	17
• Added the DWW package information to <b>Table 4</b> .....	18
• Added text to the <i>Application Information</i> section: " isolation voltage per UL 1577." .....	22

Changes from Revision B (January 2015) to Revision C	Page
• Added device ISO7481F to the datasheet .....	1
• Changed the <a href="#">Description</a> to include: " default output is 'high' for the ISO7841 device and 'low' for the ISO7841F device... "	1
• Changed From: $t_{PLH}$ and $t_{PHL}$ at 5.5V To: $t_{PLH}$ and $t_{PHL}$ at 5.0 V .....	12
• Changed <a href="#">Figure 9</a> .....	14
• Added the <a href="#">Device I/O Schematics</a> section .....	21

Changes from Revision A (January 2015) to Revision B	Page
• Changed the document title From: "Quad-Channel Digital Isolator" To: "Quad-Channel 3/1 Digital Isolator".....	1
• Added <a href="#">Features</a> 2.25 V to 5.5 V Level Translation .....	1
• Changed <a href="#">Features</a> From: Wide Body SOIC-16 Package To: Wide Body and Extra-Wide Body SOIC-16 Package Options .....	1
• Changed the Safety and Regulatory Approvals list of <a href="#">Features</a> .....	1
• Changed the <a href="#">Simplified Schematic</a> and added Notes 1 and 2.....	1
• Added the <a href="#">Power Dissipation Characteristics</a> table.....	6
• Changed <a href="#">Figure 7</a> .....	13
• Changed <a href="#">Figure 8</a> .....	13
• Changed From: $V_{CC1}$ To: $V_{CCI}$ in <a href="#">Figure 9</a> .....	14
• Changed <a href="#">Figure 10</a> .....	14
• Changed <a href="#">Table 1</a> title From: <i>IEC Insulation and Safety-Related Specifications for DW-16 Package</i> To: <i>Package Insulation and Safety-Related Specifications</i> .....	16
• Changed <a href="#">Table 1</a> .....	16
• Changed the Test Condition of CTI of the table in <a href="#">Table 1</a> .....	16
• Changed the MIN value of CTI From" > 600 V To: 600 V .....	16
• Changed <a href="#">Table 2</a> title From: <i>DIN V VDE 0884-10 (VDE V 0884-10) and UL 1577 Insulation Characteristics</i> To: <i>Insulation Characteristics</i> .....	17
• Changed <a href="#">Table 2</a> .....	17
• Changed title From: <i>Regulatory Information (All Certifications Planned)</i> <i>Regulatory Information (All Certifications Planned)</i> To: <a href="#">Regulatory Information</a> .....	18
• Changed the table in <a href="#">Regulatory Information</a> .....	18
• Changed <a href="#">Table 5</a> , added $I_S$ DW-16 package options .....	19
• Deleted INPUT-SIDE and OUTPUT-SIDE from columns 1 and 2 of <a href="#">Table 6</a> .....	20
• Changed the <a href="#">Application Information</a> section .....	22
• Changed the <a href="#">Typical Application</a> section .....	22

Changes from Original (November 2014) to Revision A	Page
• Updated device from preview to production data .....	1

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2, 8	—	Ground connection for $V_{CC1}$
GND2	9, 15	—	Ground connection for $V_{CC2}$
INA	3	I	Input, channel A
INB	4	I	Input, channel B
INC	5	I	Input, channel C
IND	11	I	Input, channel D
OUTA	14	O	Output, channel A
OUTB	13	O	Output, channel B
OUTC	12	O	Output, channel C
OUTD	6	O	Output, channel D
$V_{CC1}$	1	—	Power supply, $V_{CC1}$
$V_{CC2}$	16	—	Power supply, $V_{CC2}$

## 6 Specifications

### 6.1 Absolute Maximum Ratings

See <sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC1}$ , $V_{CC2}$	Supply voltage <sup>(2)</sup>	-0.5	6	V
Voltage	INx	-0.5	$V_{CCX} + 0.5$ <sup>(3)</sup>	V
	OUTx			
	ENx			
$I_O$	Output current	-15	15	mA
Surge immunity			12.8	kV
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC1}$ , $V_{CC2}$	Supply voltage	2.25		5.5	V
$I_{OH}$	High-level output current	$V_{CCO}^{(1)} = 5\text{ V}$		-4	mA
		$V_{CCO}^{(1)} = 3.3\text{ V}$		-2	
		$V_{CCO}^{(1)} = 2.5\text{ V}$		-1	
$I_{OL}$	Low-level output current	$V_{CCO}^{(1)} = 5\text{ V}$		4	mA
		$V_{CCO}^{(1)} = 3.3\text{ V}$		2	
		$V_{CCO}^{(1)} = 2.5\text{ V}$		1	
$V_{IH}$	High-level input voltage	$0.7 \times V_{CCI}^{(1)}$		$V_{CCI}^{(1)}$	V
$V_{IL}$	Low-level input voltage	0		$0.3 \times V_{CCI}^{(1)}$	V
DR	Signaling rate	0		100	Mbps
$T_J$	Junction temperature <sup>(2)</sup>	-55		150	°C
$T_A$	Ambient temperature	-55	25	125	°C

- (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .
- (2) To maintain the recommended operating conditions for  $T_J$ , see [Thermal Information](#).

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DW (SOIC)	DWW (SOIC)	UNIT
		16 Pins	16 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	78.9	78.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case(top) thermal resistance	41.6	41.1	
R <sub>θJB</sub>	Junction-to-board thermal resistance	43.6	49.5	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	15.5	15.2	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	43.1	48.8	
R <sub>θJC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/spra953).

## 6.5 Power Dissipation Characteristics

		VALUE	UNIT
P <sub>D</sub>	Maximum power dissipation by ISO7841	200	mW
P <sub>D1</sub>	Maximum power dissipation by side-1 of ISO7841	50	
P <sub>D2</sub>	Maximum power dissipation by side-2 of ISO7841	150	

*V<sub>CC1</sub> = V<sub>CC2</sub> = 5.5 V, T<sub>J</sub> = 150°C, C<sub>L</sub> = 15 pF, input a 50 MHz 50% duty cycle square wave*

## 6.6 Electrical Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see <a href="#">Figure 7</a>	$V_{CCO}^{(1)} - 0.4$	$V_{CCO}^{(1)} - 0.2$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see <a href="#">Figure 7</a>		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCO}^{(1)}$			V
$I_{IH}$	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$ at INx or ENx	-10			$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CCI}^{(1)}$ or 0 V; see <a href="#">Figure 10</a>	100			kV/ $\mu\text{s}$
<b>SUPPLY CURRENT - ISO7841DW and ISO7841FDW</b>						
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0\text{ V}$ (ISO7841F), $V_I = V_{CCI}$ (ISO7841)		1.1	1.8	mA
$I_{CC2}$				0.8	1.3	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}$ (ISO7841F), $V_I = 0\text{ V}$ (ISO7841)		4.5	6.6	mA
$I_{CC2}$				2	2.9	
$I_{CC1}$	DC signal	$V_I = 0\text{ V}$ ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.5	2.4	mA
$I_{CC2}$				2.1	3.1	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0\text{ V}$ (ISO7841)		5	7.3	mA
$I_{CC2}$				3.4	4.9	
$I_{CC1}$	1 Mbps	All channels switching with square wave clock input; $C_L = 15\text{ pF}$		3.3	4.9	mA
$I_{CC2}$				2.9	4.2	
$I_{CC1}$	10 Mbps			3.9	5.5	mA
$I_{CC2}$				4.4	5.7	
$I_{CC1}$	100 Mbps		9.2	11.6	mA	
$I_{CC2}$			19	21.9		
<b>SUPPLY CURRENT - ISO7841DWW and ISO7841FDWW</b>						
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0\text{ V}$ (ISO7841F), $V_I = V_{CCI}$ (ISO7841)		1.1	1.8	mA
$I_{CC2}$				0.8	1.3	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}$ (ISO7841F), $V_I = 0\text{ V}$ (ISO7841)		4.5	6.6	mA
$I_{CC2}$				2	2.9	
$I_{CC1}$	DC signal	$V_I = 0\text{ V}$ ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.5	2.4	mA
$I_{CC2}$				2.1	3.3	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0\text{ V}$ (ISO7841)		5	7.5	mA
$I_{CC2}$				3.4	5.2	
$I_{CC1}$	1 Mbps	All channels switching with square wave clock input; $C_L = 15\text{ pF}$		3.4	5	mA
$I_{CC2}$				3	4.4	
$I_{CC1}$	10 Mbps			4	5.6	mA
$I_{CC2}$				4.5	6.1	
$I_{CC1}$	100 Mbps		9.4	12.1	mA	
$I_{CC2}$			19.5	22.6		

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

## 6.7 Electrical Characteristics, 3.3 V

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -2 \text{ mA}$ ; see <a href="#">Figure 7</a>	$V_{CCO}^{(1)} - 0.4$	$V_{CCO}^{(1)} - 0.2$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 2 \text{ mA}$ ; see <a href="#">Figure 7</a>		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCO}^{(1)}$			V
$I_{IH}$	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx	-10			$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CCI}^{(1)}$ or 0 V; see <a href="#">Figure 10</a>	100			kV/ $\mu\text{s}$

### SUPPLY CURRENT - ISO7841DW and ISO7841FDW

$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)	1.1	1.8	mA
$I_{CC2}$			0.8	1.3	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)	4.5	6.6	mA
$I_{CC2}$			1.9	2.9	
$I_{CC1}$	DC signal	$V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)	1.5	2.4	mA
$I_{CC2}$			2.1	3.1	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)	5	7.3	mA
$I_{CC2}$			3.3	4.9	
$I_{CC1}$	1 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.3	4.9	mA
$I_{CC2}$			2.8	4.1	
$I_{CC1}$	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.7	5.3	mA
$I_{CC2}$			3.9	5.2	
$I_{CC1}$	100 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	7.4	9.3	mA
$I_{CC2}$			14.5	16.9	

### SUPPLY CURRENT - ISO7841DWW and ISO7841FDWW

$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)	1.1	1.8	mA
$I_{CC2}$			0.8	1.3	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)	4.5	6.6	mA
$I_{CC2}$			2	2.9	
$I_{CC1}$	DC signal	$V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)	1.5	2.4	mA
$I_{CC2}$			2.1	3.3	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)	5	7.5	mA
$I_{CC2}$			3.4	5.2	
$I_{CC1}$	1 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.4	5	mA
$I_{CC2}$			2.9	4.4	
$I_{CC1}$	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.8	5.4	mA
$I_{CC2}$			4	5.5	
$I_{CC1}$	100 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	7.5	9.9	mA
$I_{CC2}$			14.8	17.2	

 (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



## 6.8 Electrical Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$ ; see <a href="#">Figure 7</a>	$V_{CCO}^{(1)} - 0.4$	$V_{CCO}^{(1)} - 0.2$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1 \text{ mA}$ ; see <a href="#">Figure 7</a>		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCO}^{(1)}$			V
$I_{IH}$	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx	-10			$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CCI}^{(1)}$ or 0 V; see <a href="#">Figure 10</a>	100			kV/ $\mu\text{s}$
<b>SUPPLY CURRENT - ISO7841DW and ISO7841FDW</b>						
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.1	1.7	mA
$I_{CC2}$				0.8	1.2	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)		4.5	6.5	mA
$I_{CC2}$				1.9	2.8	
$I_{CC1}$	DC signal	$V_I = 0 \text{ V}$ ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.6	2.3	mA
$I_{CC2}$				2.2	3.1	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)		5.1	7.2	mA
$I_{CC2}$				3.5	4.8	
$I_{CC1}$	1 Mbps			3.4	4.8	mA
$I_{CC2}$				2.9	4	
$I_{CC1}$	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		3.7	5.1	mA
$I_{CC2}$				3.7	4.8	
$I_{CC1}$	100 Mbps			6.8	8.1	mA
$I_{CC2}$				12	14.2	
<b>SUPPLY CURRENT - ISO7841DWW and ISO7841FDWW</b>						
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = 0 \text{ V}$ (ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.1	1.7	mA
$I_{CC2}$				0.8	1.2	
$I_{CC1}$	Disable	EN1 = EN2 = 0 V, $V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)		4.5	6.5	mA
$I_{CC2}$				1.9	2.8	
$I_{CC1}$	DC signal	$V_I = 0 \text{ V}$ ISO7841F), $V_I = V_{CCI}^{(1)}$ (ISO7841)		1.6	2.4	mA
$I_{CC2}$				2.2	3.3	
$I_{CC1}$	DC signal	$V_I = V_{CCI}^{(1)}$ (ISO7841F), $V_I = 0 \text{ V}$ (ISO7841)		5.1	7.5	mA
$I_{CC2}$				3.5	5.2	
$I_{CC1}$	1 Mbps			3.5	5	mA
$I_{CC2}$				3	4.3	
$I_{CC1}$	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		3.8	5.3	mA
$I_{CC2}$				3.8	5.2	
$I_{CC1}$	100 Mbps			6.9	8.8	mA
$I_{CC2}$				12.3	14.2	

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

## 6.9 Switching Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	See <a href="#">Figure 7</a>	6	11	16	ns	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $		0.55	4.1			
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	Same-direction channels		2.5			
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time			4.5			
$t_r$	Output signal rise time	See <a href="#">Figure 7</a>		1.7	3.9		
$t_f$	Output signal fall time			1.9	3.9		
$t_{PHZ}$	Disable propagation delay, high-to-high impedance output	See <a href="#">Figure 8</a>		12	20		
$t_{PLZ}$	Disable propagation delay, low-to-high impedance output			12	20		
$t_{PZH}$	Enable propagation delay, high impedance-to-high output for ISO7841			10	20		ns
	Enable propagation delay, high impedance-to-high output for ISO7841F			2	2.5		$\mu\text{s}$
$t_{PZL}$	Enable propagation delay, high impedance-to-low output for ISO7841			2	2.5	$\mu\text{s}$	
	Enable propagation delay, high impedance-to-low output for ISO7841F			10	20	ns	
$t_{is}$	Default output delay time from input power loss		Measured from the time $V_{CC}$ goes below 1.7 V. See <a href="#">Figure 9</a>		0.2	9	$\mu\text{s}$
$t_{ie}$	Time interval error		$2^{16} - 1$ PRBS data at 100 Mbps		0.90		ns

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.10 Switching Characteristics, 3.3 V

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	See <a href="#">Figure 7</a>	6	10.8	16	ns	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $		0.7	4.2			
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	Same-direction channels		2.2			
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time			4.5			
$t_r$	Output signal rise time	See <a href="#">Figure 7</a>		0.8	3		
$t_f$	Output signal fall time			0.8	3		
$t_{PHZ}$	Disable propagation delay, high-to-high impedance output	See <a href="#">Figure 8</a>		17	32		
$t_{PLZ}$	Disable propagation delay, low-to-high impedance output			17	32		
$t_{PZH}$	Enable propagation delay, high impedance-to-high output for ISO7841			17	32		ns
	Enable propagation delay, high impedance-to-high output for ISO7841F			2	2.5		$\mu\text{s}$
$t_{PZL}$	Enable propagation delay, high impedance-to-low output for ISO7841			2	2.5	$\mu\text{s}$	
	Enable propagation delay, high impedance-to-low output for ISO7841F			17	32	ns	
$t_{is}$	Default output delay time from input power loss		Measured from the time $V_{CC}$ goes below 1.7 V. See <a href="#">Figure 9</a>		0.2	9	$\mu\text{s}$
$t_{ie}$	Time interval error		$2^{16} - 1$ PRBS data at 100 Mbps		0.91		ns

- (1) Also known as Pulse Skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.11 Switching Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}, t_{PHL}$	Propagation delay time	See <a href="#">Figure 7</a>	7.5	11.7	17.5	ns	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $		0.66	4.2			
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	Same-direction Channels		2.2			
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time			4.5			
$t_r$	Output signal rise time	See <a href="#">Figure 7</a>		1	3.5		
$t_f$	Output signal fall time			1.2	3.5		
$t_{PHZ}$	Disable propagation delay, high-to-high impedance output	See <a href="#">Figure 8</a>		22	45		
$t_{PLZ}$	Disable propagation delay, low-to-high impedance output			22	45		
$t_{PZH}$	Enable propagation delay, high impedance-to-high output for ISO7841			18	45		ns
	Enable propagation delay, high impedance-to-high output for ISO7841F			2	2.5		$\mu\text{s}$
$t_{PZL}$	Enable propagation delay, high impedance-to-low output for ISO7841			2	2.5	$\mu\text{s}$	
	Enable propagation delay, high impedance-to-low output for ISO7841F			18	45	ns	
$t_{fs}$	Default output delay time from input power loss		Measured from the time $V_{CC}$ goes below 1.7 V. See <a href="#">Figure 9</a>		0.2	9	$\mu\text{s}$
$t_{ie}$	Time interval error		$2^{16} - 1$ PRBS data at 100 Mbps		0.91		ns

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.12 Typical Characteristics




Figure 1. Supply Current vs Data Rate (With 15-pF Load)




Figure 2. Supply Current vs Data Rate (With No Load)




Figure 3. High-Level Output Voltage vs High-level Output Current




Figure 4. Low-Level Output Voltage vs Low-Level Output Current




Figure 5. Power Supply Undervoltage Threshold vs Free-Air Temperature






Figure 6. Propagation Delay Time vs Free-Air Temperature

## 7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50 \Omega$ . At the input,  $50 \Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 7. Switching Characteristics Test Circuit and Voltage Waveforms**



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50 \Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 8. Enable/Disable Propagation Delay Time Test Circuit and Waveform**

Parameter Measurement Information (continued)



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 9. Default Output Delay Time Test Circuit and Voltage Waveforms



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


Figure 10. Common-Mode Transient Immunity Test Circuit

## 8 Detailed Description

### 8.1 Overview


ISO7841 employs an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the EN pin is low then the output goes to high impedance. ISO7841 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 11](#), shows a functional block diagram of a typical channel.

### 8.2 Functional Block Diagram



**Figure 11. Conceptual Block Diagram of a Digital Capacitive Isolator**

Also a conceptual detail of how the ON/OFF Keying scheme works is shown in [Figure 12](#).



**Figure 12. On-Off Keying (OOK) Based Modulation Scheme**

### 8.3 Feature Description

PRODUCT	CHANNEL DIRECTION	RATED ISOLATION	MAX DATA RATE	DEFAULT OUTPUT
ISO7841	3 Forward,	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	High
	1 Reverse			
ISO7841F	3 Forward,	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	Low
	1 Reverse			

(1) See [Regulatory Information](#) for detailed isolation ratings.

#### 8.3.1 High Voltage Feature Description

**Table 1. Package Insulation and Safety-Related Specifications over recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	16-DW Package	8		mm
			16-DWW Package	14.5		
L(I02) <sup>(1)</sup>	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	16-DW Package	8		mm
			16-DWW Package	14.5		
CTI	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	600			V
R <sub>IO</sub>	Isolation resistance, input to output <sup>(2)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	10 <sup>12</sup>			Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ max	10 <sup>11</sup>			Ω
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(2)</sup>	V <sub>IO</sub> = 0.4 x sin(2πft), f = 1 MHz		2		pF
C <sub>I</sub>	Input capacitance <sup>(3)</sup>	V <sub>I</sub> = V <sub>CC</sub> /2 + 0.4 x sin(2πft), f = 1 MHz, V <sub>CC</sub> = 5 V		2		pF

(1) Per JEDEC package dimensions.

(2) All pins on each side of the barrier tied together creating a two-terminal device.

(3) Measured from input pin to ground.

#### NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.



**Table 2. Insulation Characteristics**

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	SPECIFICATION		UNIT
			DW	DWW	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm
V <sub>IOWM</sub>	Maximum isolation working voltage	Time dependent dielectric breakdown (TDDB) Test	1500	2000	V <sub>RMS</sub>
			2121	2828	V <sub>DC</sub>
<b>DIN V VDE V 0884-10 (VDE V 0884-10):2006-12</b>					
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t = 1 sec (100% production)	8000	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage	Test method per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 x V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	8000	V <sub>PK</sub>
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage		2121	2828	V <sub>PK</sub>
V <sub>PR</sub>	Input-to-output test voltage	Method a, After Input/Output safety test subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	2545	3394	V <sub>PK</sub>
		Method a, After environmental tests subgroup 1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.6, t = 10 s, Partial Discharge < 5 pC	3394	4525	
		Method b1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s (100% Production test) Partial discharge < 5 pC	3977	5303	
R <sub>S</sub>	Isolation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
	Pollution degree		2	2	
<b>UL 1577</b>					
V <sub>ISO</sub>	Withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> = 5700 V <sub>RMS</sub> , t = 60 sec (qualification), V <sub>TEST</sub> = 1.2 x V <sub>ISO</sub> = 6840 V <sub>RMS</sub> , t = 1 sec (100% production)	5700	5700	V <sub>RMS</sub>

(1) Climatic Classification 55/125/21

**Table 3. IEC 60664-1 Ratings Table**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Material group		I
Overvoltage category / Installation classification	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III

### 8.3.1.1 Regulatory Information

DW package certifications are complete. DWW package certifications are planned.

**Table 4. Regulatory Information**

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 61010-1, and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW), 2828 V <sub>PK</sub> (DWW); Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 61010-1-12 and IEC 61010-1 3rd Ed., 300 V <sub>RMS</sub> max working voltage;  Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V <sub>RMS</sub> max working voltage (pollution degree 2, material group I) ;  2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (354 V <sub>PK</sub> ) max working voltage	Single protection, 5700 V <sub>RMS</sub> <sup>(1)</sup>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716

(1) Production tested ≥ 6840 V<sub>RMS</sub> for 1 second in accordance with UL 1577.



**8.3.1.2 Safety Limiting Values**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

**Table 5. Safety Limiting Values**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub> Safety input, output, or supply current	R <sub>θJA</sub> = 78.9°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			288	mA
	R <sub>θJA</sub> = 78.9°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			440	
	R <sub>θJA</sub> = 78.9°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			576	
P <sub>S</sub> Safety input, output, or total power	R <sub>θJA</sub> = 78.9°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1584	mW
T <sub>S</sub> Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) is that of a device installed on a High-K test board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance



## 8.4 Device Functional Modes

ISO7841 functional modes are shown in [Table 6](#).

**Table 6. Function Table<sup>(1)</sup>**


$V_{CCI}$	$V_{CCO}$	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
PU	PU	H	H or open	H	Normal Operation: A channel output assumes the logic state of its input.
		L	H or open	L	
		Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default= High for ISO7841 and Low for ISO7841F.
X	PU	X	L	Z	A low value of Output Enable causes the outputs to be high-impedance
PD	PU	X	H or open	Default	Default mode: When $V_{CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default= High for ISO7841 and Low for ISO7841F. When $V_{CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When $V_{CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	X	Undetermined	When $V_{CCO}$ is unpowered, a channel output is undetermined <sup>(3)</sup> . When $V_{CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \geq 2.25$  V); PD = Powered down ( $V_{CC} \leq 1.7$  V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance

(2) A strongly driven input signal can weakly power the floating  $V_{CC}$  via an internal protection diode and cause undetermined output.

(3) The outputs are in undetermined state when  $1.7$  V <  $V_{CCI}$ ,  $V_{CCO}$  <  $2.25$  V.

**8.4.1 Device I/O Schematics**



**Figure 15. Device I/O Schematics**

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The ISO7841 is a high-performance, quad-channel digital isolator with 5.7 kV<sub>RMS</sub> isolation voltage per UL 1577. The device comes with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications and reduce power consumption. ISO7841 uses single-ended CMOS-logic switching technology. Its supply voltage range is from 2.25 V to 5.5 V for both supplies, V<sub>CC1</sub> and V<sub>CC2</sub>. When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Application

The Isolated SPI Interface is shown in Figure 16.




Figure 16. Isolated SPI Interface for an Analog Input Module With 16 Input

## Typical Application (continued)

### 9.2.1 Design Requirements


For ISO7841, use the parameters shown in [Table 7](#).

**Table 7. Design Parameters**

PARAMETER	VALUE
Supply voltage	2.25 to 5.5 V
Decoupling capacitor between $V_{CC1}$ and GND1	0.1 $\mu$ F
Decoupling capacitor from $V_{CC2}$ and GND2	0.1 $\mu$ F

### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7841 only needs two external bypass capacitors to operate.



**Figure 17. Typical ISO7841 Circuit Hook-up**


#### 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7841 incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

### 9.2.3 Application Curve

Typical eye diagram of ISO7841 indicate low jitter and wide open eye at the maximum data rate of 100 Mbps.



**Figure 18. Eye Diagram at 100 Mbps PRBS, 5 V and 25°C**

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501](#) data sheet ([SLLSEA0](#)).



## 11 Layout

### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 19](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.


If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see application note [SLLA284](#), *Digital Isolator Design Guide*.

#### 11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (flame retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

### 11.2 Layout Example



**Figure 19. Layout Example Schematic**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

See the *Isolation Glossary* ([SLLA353](#))

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 8. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7841	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
ISO7841F	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


**PACKAGE OUTLINE**



**DW0016B**

**SOIC - 2.65 mm max height**

SOIC



**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MO-013, variation AA.

**EXAMPLE BOARD LAYOUT**

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

**EXAMPLE STENCIL DESIGN**

**DW0016B**

**SOIC - 2.65 mm max height**

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.


DWW0016A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
4. This dimension does not include interlead flash.

# EXAMPLE BOARD LAYOUT


DWW0016A

SOIC - 2.65 mm max height



PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
STANDARD  
SCALE:3X



LAND PATTERN EXAMPLE  
PCB CLEARANCE & CREEPAGE OPTIMIZED  
SCALE:3X



SOLDER MASK DETAILS

4221501/A 11/2014

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN


DWW0016A

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
STANDARD  
BASED ON 0.125 mm THICK STENCIL  
SCALE:4X



SOLDER PASTE EXAMPLE  
PCB CLEARANCE & CREEPAGE OPTIMIZED  
BASED ON 0.125 mm THICK STENCIL  
SCALE:4X

4221501/A 11/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7841DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7841	<a href="#">Samples</a>
ISO7841DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7841	<a href="#">Samples</a>
ISO7841DWW	PREVIEW	SOIC	DWW	16	45	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-55 to 125	ISO7841	
ISO7841FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7841F	<a href="#">Samples</a>
ISO7841FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7841F	<a href="#">Samples</a>
ISO7841FDWW	PREVIEW	SOIC	DWW	16	45	TBD	Call TI	Call TI	-55 to 125		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7841DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7841FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7841DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7841FDWR	SOIC	DW	16	2000	367.0	367.0	38.0

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)