



**MITSUBISHI LSIs**  
**MH25632BJ-7, -8, -10**

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

(2/12) T.T.

**FUNCTION**


The MH25632BJ provide, in addition to normal read, and early write operations, a number of other functions, e.g., fast-page mode,  $\overline{\text{RAS}}$ -only refresh and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Input			Input/Output				Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Fast page mode identical
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	OPN	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open

**BLOCK DIAGRAM**



(2/12) T.T.



MH25632BJ-7, -8, -10

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

(12)T-T

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Rating	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current	T <sub>a</sub> = 25°C	50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	8	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating, 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-20		20	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IH</sub> ≤ 6.5V, Other input pins = 0V	-80		80	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4)	MH25632BJ-7	R <sub>AS</sub> , C <sub>AS</sub> cycling		640	mA
		MH25632BJ-8	I <sub>RC</sub> = I <sub>WC</sub> = min, output open		560	
		MH25632BJ-10			480	
I <sub>CC2(AV)</sub>	Supply current from V <sub>CC</sub> , standby	R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> , output open		16	mA	
		R <sub>AS</sub> = C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.5, output open		4		
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3)	MH25632BJ-7	R <sub>AS</sub> cycling, C <sub>AS</sub> = V <sub>IH</sub>		540	mA
		MH25632BJ-8	I <sub>RC</sub> = min, output open		560	
		MH25632BJ-10			480	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Fast page mode (Note 3, 4)	MH25632BJ-7	R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> = cycling		560	mA
		MH25632BJ-8	I <sub>RC</sub> = min, output open		480	
		MH25632BJ-10			400	
I <sub>CC5(AV)</sub>	Average supply current from V <sub>CC</sub> C <sub>AS</sub> before R <sub>AS</sub> refresh mode (Note 3)	MH25632BJ-7	C <sub>AS</sub> before R <sub>AS</sub> refresh cycling		640	mA
		MH25632BJ-8	I <sub>RC</sub> = min, output open		560	
		MH25632BJ-10			480	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub>, I<sub>CC4(AV)</sub> and I<sub>CC5(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			Min	Typ	
C <sub>I(A)</sub>	input capacitance, address inputs	V <sub>I</sub> = V <sub>SS</sub> f = 1MHz V <sub>I</sub> = 25mVrms		88	pF
C <sub>I(DQ)</sub>	Data input/data output capacitance			22	pF
C <sub>I(W)</sub>	input capacitance, write control input			104	pF
C <sub>I(RAS)</sub>	input capacitance, R <sub>AS</sub> input			57	pF
C <sub>I(CAS)</sub>	input capacitance, C <sub>AS</sub> input			36	pF

(3/12) T-T

**MITSUBISHI LSIs**  
**MH25632BJ-7, -8, -10**

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

(4/10) T-T

**SWITCHING CHARACTERISTICS** ( $T_a = 0 - 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
$t_{CAC}$	Access time from $\overline{CAS}$ (Note 6, 7)		20	20	20	25	ns	
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 6, 8)		70	80	100		ns	
$t_{CAA}$	Column address access time (Note 6, 9)		35	40	50		ns	
$t_{CPA}$	Access time from $\overline{CAS}$ precharge (Note 6, 10)		40	45	55		ns	
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5	ns	
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 11)	0	20	0	20	0	25	ns

- Note 5: An initial pause of 500 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles before proper device operation is achieved. Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods of  $\overline{RAS}$  inactivity before proper device operation is achieved.
- 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 7: Assume that  $t_{RCD(min)} \leq t_{RCD}$  and  $t_{RAD(max)} \geq t_{RAD}$ .
- 8: Assume that  $t_{ACD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ .
- 9: Assume that  $t_{ACD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$  and  $t_{RCD} \geq t_{RCD(max)}$ .
- 10: Assume that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 11:  $t_{OFF(max)}$  define the time at which the output achieves the high impedance state ( $I_{OUT} \leq \pm 20\mu A$ ) and are not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**TIMING REQUIREMENTS (For Read, Early Write, Fast-Page Mode Cycles)**

( $T_a = 0 - 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 12, 13)

Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		8	8	8		ns	
$t_{RP}$	$\overline{RAS}$ high pulse width	60		70		80		ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	20	50	25	60	25	75	ns
$t_{CRP}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 15)	10		10		10		ns
$t_{CPN}$	$\overline{CAS}$ high pulse width	10		10		10		ns
$t_{RAD}$	Column address delay time from $\overline{RAS}$ low (Note 16)	15	35	20	40	20	50	ns
$t_{ASA}$	Row address setup time before $\overline{RAS}$ low	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ low (Note 17)	0	10	0	15	0	20	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$ low	10		15		15		ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low or $\overline{W}$ low	15		20		20		ns
$t_T$	Transition time (Note 18)	3	50	3	50	3	50	ns

- Note 12: The timing requirements are assumed  $t_T = 5ns$ .
- 13:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.
- 14:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAC}$  and  $t_{CAA}$  as shown in note 7, 9.
- 15:  $t_{CRP}$  requirement is applicable for all  $\overline{RAS}/\overline{CAS}$  cycles.
- 16:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.
- 17:  $t_{ASC(max)}$  is specified as a reference point only of address access time.
- 18:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

(4/12) T-T



(5/12) T-T

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	140		160		190		ns
t <sub>RAS</sub>	RAS low pulse width	70	10000	80	10000	100	10000	ns
t <sub>CAS</sub>	CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	70		80		100		ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns
t <sub>ACH</sub>	Read hold time after CAS high	Note 19	0	0		0		ns
t <sub>RRH</sub>	Read hold time after RAS high	Note 19	10	10		10		ns
t <sub>RAL</sub>	Column address to RAS setup time	35		40		50		ns
t <sub>PPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 19: Either t<sub>ACH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

Write Cycle (Early Write)

Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	140		160		190		ns
t <sub>RAS</sub>	RAS low pulse width	70	10000	80	10000	100	10000	ns
t <sub>CAS</sub>	CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	70		80		100		ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns
t <sub>WCS</sub>	Write setup time before CAS low	Note 20	0	0		0		ns
t <sub>WCH</sub>	Write hold time after CAS low		15	15		20		ns
t <sub>WP</sub>	Write pulse width		15	15		20		ns
t <sub>DS</sub>	Data setup time		0	0		0		ns
t <sub>DH</sub>	Data hold time after CAS low		15	15		20		ns

Note 20: When t<sub>WCS</sub> < t<sub>WCS(min)</sub>, Data input will contend with the data output because of the common I/O feature.

Fast Page Mode Cycle (Read, Early write Cycles)

Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Fast page mode cycle time	45		50		60		ns
t <sub>RAS</sub>	RAS low pulse width for read, write cycle	115	100000	130	100000	160	100000	ns
t <sub>CAS</sub>	CAS low pulse width for read cycle	20	10000	20	10000	25	10000	ns
t <sub>CP</sub>	CAS high pulse width	Note 21	10	25		10	25	ns
t <sub>RSH</sub>	RAS hold time after CAS low		20	20		25		ns

Note 21: t<sub>CP(max)</sub> is specified as a reference point only. If t<sub>CP(max)</sub> ≤ t<sub>CP</sub>, access time is assumed by t<sub>CAC</sub>.

CAS before RAS Refresh Cycle (Note 22)


Symbol	Parameter	Limits						Unit
		MH25632BJ-7		MH25632BJ-8		MH25632BJ-10		
		Min	Max	Min	Max	Min	Max	
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns
t <sub>PPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 22: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.

(5/12) T-T

Timing Diagrams (Note 23)


Read Cycle



Note 23  Indicates the don't care input.

(7/2) FT.

Early Write Cycle




(7/12) FT.

MITSUBISHI LSI's  
MH25632BJ-7, -8, -10

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM


(8/12)  
T.F.

**RAS only Refresh Cycle** (Note 24)



Note 24.  $\bar{W}$  = don't care.

**CAS before RAS Refresh Cycle** (Note 25)



Note 25.  $\bar{W}$  = don't care


(8/12) T.F.





(9/12)T-7.

Hidden Refresh Cycle




(9/12) T-7.

MITSUBISHI LSIs  
 MH25632BJ-7, -8, -10

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

Fast-Page-Mode Read Cycle

(10/12)  
 T-T




(10/12) T-T



Fast-Page-Mode Early Write Cycle

(11/12) T-7.




(11/12) T-7.

MECA/SUOL  
MR. H. Pham

MITSUBISHI LSI  
MH25632BJ-7, -8, -10

8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM

(12/12) T.T.



All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.