

HT1380A/HT1381A Serial Timekeeper Chip

Features

- Operating voltage: 2.0V~5.5V
- Maximum input serial clock: 500kHz at V_{DD}=2V, 2MHz at V_{DD}=5V
- Operating current:
 - less than 0.5 μA at 2V
 - less than $0.7 \mu A$ at 3 V
 - less than 1.0 μA at 5V
- TTL compatible

 V_{IH}: 2.0V~V_{DD}+0.3V at V_{DD}=5V
 V_{IL}: 0.3V~+0.8V at V_{DD}=5V
- Two data transmission modes: single-byte, or burst mode
- Serial I/O transmission
- · All registers store BCD format
- HT1380A: 8-pin DIP package HT1381A: 8-pin SOP package

Applications


- Microcomputer serial clock
- Clock and Calendar

Block Diagram

General Description

The HT1380A/HT1381A is a serial timekeeper IC which provides seconds, minutes, hours, day, date, month and year information. The number of days in each month and leap years are automatically adjusted. The HT1380A/HT1381A is designed for low power consumption and can operate in two modes: one is the 12-hour mode with an AM/PM indicator, the other is the 24-hour mode.

The HT1380A/HT1381A has several registers to store the corresponding information with 8-bit data format. A 32768Hz crystal is required to provide the correct timing. In order to minimize the pin number, the HT1380A/HT1381A use a serial I/O transmission method to interface with a microprocessor. Only three wires are required: (1) REST, (2) SCLK and (3) I/O. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.




Pin Assignment

X1 🗖 2	7 🗆 SCLK	X1 🗖 2	7 🗆 SCLK
X2 🗖 3	6 🗖 1/0	X2 🗖 3	6 🗖 1/0
VSS 🗖 4	5 🗆 REST	VSS 🗖 4	5 🗆 REST
	380A IP-A	HT13 8 SO	



Pad Assignment





* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Coordinates

		Unit: µm
Pad No.	X	Y
1	-456.985	333.025
2	-456.985	264.025
3	-456.985	195.025
4	-455.590	109.935
5	-466.000	-154.955
6	-466.000	-249.955
7	-466.000	-344.955
8	465.966	-309.630
9	465.966	-214.630
10	465.966	-119.630
11	465.966	-24.630

Pad Description

Pin Name	I/O	Internal Connection	Description
VSS	_	CMOS	Negative power supply, ground
X1	I	CMOS	32768Hz crystal input pad
X2	0	CMOS	Oscillator output pad
REST	l	CMOS	Reset pin with serial transmission
I/O	I/O	CMOS	Data Input/Output pin with serial transmission
SCLK	I	CMOS	Serial Clock pulse pin with serial transmission
VDD	_	CMOS	Positive power supply



Ta=25°C

Absolute Maximum Ratings

Supply Voltage	Storage Temperature50°C $\sim 125^\circ C$
Input Voltage $V_{SS}\text{-}0.3V \sim V_{DD}\text{+}0.3V$	Operating Temperature40°C ~ 85° C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Symbol	Parameter	Т	est Conditions	Min.	Turn	Max.	l lmit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit
		2V		_	_	100	
I _{STB}	Standby Current	3V] —	_	_	100	nA
		5V	_	_	_	100	
		2V		_	0.30	0.50	
I _{DD}	Operating Current	3V	No load	_	0.50	0.70	μΑ
	5V		_	0.85	1.00		
	2V	V _{OH} =1.8V	-0.20	-0.40	—		
l _{он}	Source Current	3V	V _{OH} =2.7V	-0.35	-0.70	—	mA
		5V	V _{OH} =4.5V	-0.50	-1.00	—	
		2V	V _{OL} =0.2V	0.70	1.50	—	
IOL	Sink Current	3V	V _{OL} =0.3V	1.20	2.50	—	mA
		5V	V _{OL} =0.5V	2.00	4.00	—	
V	"II" Input \/oltogo	3V		2.00	_	—	v
V _{IH} "H" Input Voltage	5V	1 —	2.00	_	—		
V		3V		_	—	0.60	v
VIL	"L" Input Voltage	5V] —	_	_	0.80	

Note: ISTB is specified with SCLK, I/O, REST open. The clock halt bit must be set to logic 1 (oscillator disabled).



A.C. Characteristics

0	Bananatan	Tes	t Conditions		_		11
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
		2V		200	_	—	
lос	Data to Clock Setup	3V	_	100	_	_	ns
		5V	_	50		_	
		2V	_	280	_	_	
t _{сон}	Clock to Data Hold	3V	_	140		_	ns
		5V	_	70		_	
		2V	_	_		800	
t _{CDD}	Clock to Data Delay	3V	_	_		400	ns
		5V	_	_	_	200	-
		2V	_	1000	_	_	
tc∟	Clock Low Time	3V	_	500	_	_	ns
	5V	_	250	_	_		
tch Clock High Time		2V	_	1000		_	
	Clock High Time	3V	_	500	_	_	ns
	5	5V	_	250		_	
		2V	_	_	_	0.5	MHz
f _{SCLK}	Clock Frequency	3V	_			1.0	
		5V	_		_	2.0	
		2V	_			2000	
t _r /t _f	Clock Rise and Fall Time	3V				1000	ns
		5V	_			500	
		2V		4		_	
tcc	Reset to Clock Setup	3V	_	2	_	_	μs
		5V	_	1		_	
		2V		240		_	
tссн	Clock to Reset Hold	3V	_	120		_	ns
		5V		60		_	
		2V	_	4		_	
t _{сwн}	Reset Inactive Time	3V		2		_	μs
		5V	_	1		_	
		2V	_	· _		280	
t _{CDZ}	Reset to I/O High Impedance	2 V 3 V		<u> </u>		140	ns
-0DZ		5V		<u> </u>		70	



Functional Description

The HT1380A/HT1381A mainly contains the following internal elements: a data shift register array to store the clock/calendar data, command control logic, oscillator circuit and read timer clock. The clock is contained in eight read/write registers as shown below. Data contained in the clock register is in binary coded decimal format.

Two modes are available for transferring the data between the microprocessor and the HT1380A/ HT1381A. One is in single-byte mode and the other is in multiple-byte mode.

The HT1380A/HT1381A also contains two additional bits, the clock halt bit (CH) and the write protect bit (WP). These bits control the operation of the oscillator and so

data can be written to the register array. These two bits should first be specified in order to read from and write to the register array properly.

Command Byte

For each data transfer, a Command Byte is initiated to specify which register is accessed. This is to determine whether a read, write, or test cycle is operated and whether a single byte or burst mode transfer is to occur. Refer to the table shown below and follow the steps to write the data to the chip. First give a Command Byte of HT1380A/HT1381A, and then write a data in the register.

This table illustrates the correlation between Command Byte and their bits:

Function Description		Command Byte								
		C6	C5	C4	C3	C2	C1	C0		
Select Read or Write Cycle	—	—	_	_	_	—	_	R/W		
Specify the Register to be Accessed	-	_	_	_	A2	A1	A0	—		
Clock Halt Flag	С	_	_	_	_	_	_	_		
For IC Test Only	1	0	0	1	х	х	х	1		
Select Single Byte or Burst Mode	1	0	1	1	1	1	1	х		

Note: "x" stands for don't care

Register	Range			Reg	gister	Definition			Address	Bit	Command				
Name	Data	D7	D6	D5	D4	D3	D2	D1	D0	A2~A0	R/W	Byte			
Seconds	00~59	СН	10 SEC		10 SEC		SEC		SEC		SEC		000	W R	1000000 1000001
Minutes	00~59	0		10 MIN	1	MIN			001	W R	10000010 10000011				
Hours	01~12 00~23	12\ 24	0 0	AP 10	HR HR		НО	UR		010	W R	10000100 10000101			
Date	01~31	0	0	10 D	ATE		DA	TE		011	W R	10000110 10000111			
Month	01~12	0	0	0	10M		MO	NTH		100	W R	10001000 10001001			
Day	01~07	0	0	0	0		D	۹Y		101	W R	10001010 10001011			
Year	00~99		10 Y	EAR		YEAR			110	W R	10001100 10001101				
Write Protect	00~80	WP			ALW	AYS Z	ERO			111	W R	10001110 10001111			

The following table shows the register address and its data format:

CH: Clock Halt bit CH=0 oscillator enabled

CH=1 oscillator disabled

WP: Write protect bit

WP=0 register data can be written in WP=1 register data can not be written in Bit 7 of Reg2: 12/24 mode flag bit 7=1, 12-hour mode bit 7=0, 24-hour mode Bit 5 of Reg2: AM/PM mode defined AP=1 PM mode AP=0 AM mode



R/W Signal

The LSB of the Command Byte determines whether the data in the register be read or be written to.

When it is set as "0" means that a write cycle is to take place otherwise this chip will be set into the read mode.

A0~A2

A0 to A2 of the Command Byte is used to specify which registers are to be accessed. There are eight registers used to control the month data, etc., and each of these registers have to be set as a write cycle in the initial time.

Burst Mode

When the Command Byte is 10111110 (or 10111111), the HT1380A/HT1381A is configured in burst mode. In this mode the eight clock/calendar registers can be written (or read) in series, starting with bit 0 of register address 0 (see the timing on the next page).

Test Mode

When the Command Byte is set as 1001xxx1, HT1380A/HT1381A is configured in test mode. The test mode is used by Holtek only for testing purposes. If used generally, unpredictable conditions may occur.

Write Protect Register

This register is used to prevent a write operation to any other register. Data can be written into the designated register only if the Write Protect signal (WP) is set to logic 0. The Write Protect Register should be set first before restarting the system or before writing the new data to the system, and it should set as logic 1 in the read cycle. The Write Protect bit cannot be written to in the burst mode.

Clock HALT Bit

D7 of the Seconds Register is defined as the Clock Halt Flag (CH).

When this bit is set to logic 1, the clock oscillator is stopped and the chip goes into a low-power standby mode. When this bit is written to logic 0, the clock will start.

12-hour/24-hour Mode

The D7 of the hour register is defined as the 12-hour or 24-hour mode select bit.

When this bit is in high level, the 12-hour mode is selected otherwise it's the 24-hour mode.

AM-PM Mode

These are two functions for the D5 of the hour register determined by the value D7 of the same register.

One is used in AM/PM selection on the 12-hour mode. When D5 is logic 1, it is PM, otherwise it's AM. The other is used to set the second 10-hour bit (20-23 hours) on the 24-hour mode.

Reset and Serial Clock Control

The $\overline{\text{REST}}$ pin is used to allow access data to the shift register like a toggle switch. When the $\overline{\text{REST}}$ pin is taken high, the built-in control logic is turned on and the address/command sequence can access the corresponding shift register. The $\overline{\text{REST}}$ pin is also used to terminate either single-byte or burst mode data format.

The input signal of SCLK is a sequence of a falling edge followed by a rising edge and it is used to synchronize the register data whether read or write. For data input, the data must be read after the rising edge of SCLK. The data on the I/O pin becomes output mode after the falling edge of the SCLK. All data transfer terminates if the REST pin is low and the I/O pin goes to a high impedance state. The data transfer is illustrated on the next page.

Data Input and Data Out

In writing a data byte with HT1380A/HT1381A, the read/write should first set as R/W=0 in the Command Byte and follow with the corresponding data register on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored. Data inputs are entered starting with bit 0.

In reading a data on the register of HT1380A/ HT1381A, R/W=1 should first be entered as input. The data bit outputs on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted on the first falling edge after the last bit of the read command byte is written. Additional SCLK cycles re-transmits the data bytes as long as $\overline{\text{REST}}$ remains at high level. Data outputs are read starting with bit 0.


Crystal Selection

A 32768Hz crystal can be directly connected to the HT1380A/HT1381A on pins 2 and 3 which are the crystal X1 and X2 pins. In order to ensure that the desired frequency is achieved, it is recommended to use a crystal with a capacitance of 9.0pF. It is not recommended that additional load capacitors are connected to the X1 and X2 pins. Refer to the following page for the crystal specifications.




The following diagram shows the single and burst mode transfer:

Single Byte Transfer



Burst Mode Transfer



Crystal Specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
fo	Nominal Frequency	—	32.768	—	kHz
ESR	Series Resistance		—	50	kΩ
CL	Load Capacitance	—	9.0	—	pF


Note: 1. It is strongly recommended to use a crystal with a load capacitance of 9.0pF. Never use a crystal with a load capacitance of 12.5pF.

2. The oscillator selection can be optimized using a high quality resonator with a small ESR value. Refer to the crystal manufacturer for more details: www.microcrystal.com.

Operating Flowchart

To initiate any transfer of data, $\overline{\text{REST}}$ is taken high and an 8-bit command byte is first loaded into the control logic to provide the register address and command information. Following the command word, the clock/ calendar data is serially transferred to or from the corresponding register. The $\overline{\text{REST}}$ pin must be taken low again after the transfer operation is completed. All data enter on the rising edge of SCLK and outputs on the falling edge of SCLK. In total, 16 clock pulses are needed for a single byte mode and 72 for burst mode. Both input and output data starts with bit 0. In using the HT1380A/HT1381A, set first the WP and CH to 0 and wait for about 3 seconds, the oscillator will generate the clocks for internal use. Then, choose either single mode or burst mode to input the data. The read or write operating flowcharts are shown on the next page.






Note: * In reading data byte from HT1380A/HT1381A register, the first data bit to be transmitted at the first falling edge after the last bit of the command byte is written.




Timing Diagrams


Read Data Transfer



Write Data Transfer



Application Circuit



Note: * In order to obtain the correct frequency, it is recommended to use a crystal with a load capacitance of 9.0pF. It is not recommended to connect load capacitors to the X1 and X2 pins. If the power line is noisy, it is recommended to add R1 and C1 for filtering out noise.



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



8-pin DIP (300mil) Outline Dimensions




Symbol	Dimensions in inch							
Symbol	Min.	Nom.	Max.					
A	0.355	0.365	0.400					
В	0.240	0.250	0.280					
С	0.115	0.130	0.195					
D	0.115	0.130	0.150					
E	0.014	0.018	0.022					
F	0.045	0.060	0.070					
G	_	0.100 BSC	_					
Н	0.300	0.310	0.325					
I	_	—	0.430					

Symbol	Dimensions in mm						
Symbol	Min.	Nom.	Max.				
A	9.02	9.27	10.16				
В	6.10	6.35	7.11				
С	2.92	3.30	4.95				
D	2.92	3.30	3.81				
E	0.36	0.46	0.56				
F	1.14	1.52	1.78				
G	_	2.54 BSC	_				
Н	7.26	7.87	8.26				
I	—	—	10.92				



8-pin SOP (150mil) Outline Dimensions







Symbol		Dimensions in inch	
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	—
В	—	0.154 BSC	—
С	0.012	—	0.020
C'	—	0.193 BSC	—
D	_	—	0.069
E	—	0.050 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
Н	0.004	—	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—F	6.00 BSC	—
В	—	3.90 BSC	—
С	0.31	_	0.51
C'	—	4.90 BSC	—
D	—	_	1.75
E	—	1.27 BSC	—
F	0.10	—	0.25
G	0.40	—	1.27
Н	0.10	_	0.25
α	0°	—	8°

Copyright[©] 2015 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.