|
|
 |
ICS
|
Part No. |
ICS9250-33
|
OCR Text |
... 0 1 0 1 Function Active 100MHz 105mhz 200MHz Tristate all outputs Active 133MHz 126MHz 200MHz Test Mode
3VMREF DIVDER
Block Diagram
PLL2
2
ICS9250-33
48MHz
X1 X2
XTAL OSC PLL1 Spread Spectrum
2
REF
CPU DIVDER
... |
Description |
P4 Single Chip Clock, with 4 Differential Pairs with Over Clocking (A)
|
File Size |
176.80K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear Technologu
|
Part No. |
LTC2254 LTC2255
|
OCR Text |
..., fSAMPLE = 125MHz (LTC2255) or 105mhz (LTC2254), input range = 2VP-P with differential drive, clock duty cycle stabilizer on, unless otherwise noted.
UW
MIN 1 3.8 3 3.8 3
LTC2255 TYP MAX 125 4 4 4 4 0 500 500 500 500
MIN 1 4.5 ... |
Description |
14-Bit, 125/105Msps Low Power 3V ADCs 14-Bit, 125Msps Low Power 3V ADCs
|
File Size |
511.63K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear Technology Corporation
|
Part No. |
LTC2284
|
OCR Text |
...up. Note 4: VDD = 3V, fSAMPLE = 105mhz, input range = 2VP-P with differential drive, unless otherwise noted. CL = 5pF (Note 7) CL = 5pF (Note 7) CL = 5pF (Note 7) (Note 7)
TI I G CHARACTERISTICS
UW
MIN 2.85 0.5
TYP 3 3 180 ... |
Description |
Dual 14-Bit, 105Msps Low Power 3V ADC
|
File Size |
636.47K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear Technology, Corp.
|
Part No. |
LTC2284CUPPBF
|
OCR Text |
...ote 4: v dd = 3v, f sample = 105mhz, input range = 2v p-p with differential drive, unless otherwise noted. note 5: integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of... |
Description |
Dual 14-Bit, 105Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to 70°C DUAL 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
|
File Size |
679.83K /
24 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|