|
|
 |
TI store
|
Part No. |
TNETE2201BPJWG4
|
OCR Text |
...bps. dout_txp and dout_txn are held static when loopen is high and are active when loopen is low. din_rxp din_rxn 54 52 input differential input receive. din_rxp and din_rxn together are the dif ferential serial input interface from a ... |
Description |
<font color=red>[Old version datasheet]</font> 1.25-GIGABIT ETHERNET TRANSCEIVER
|
File Size |
1,138.07K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
TI store
|
Part No. |
SN65LVDS302 SN65LVDS302ZQE SN65LVDS302ZQER
|
OCR Text |
...l is present, the output bus is held static with the pclk and de ? typical shutdown - 0.7 m w held low, while all other parallel outputs are pulled ? typical standby mode - 27 m w typical high. bus-swap function for pcb-layout flexibility ... |
Description |
<font color=red>[Old version datasheet]</font> PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER
|
File Size |
1,744.76K /
41 Page |
View
it Online |
Download Datasheet
|
|
|
 |
TI store
|
Part No. |
SN65LVDS301 SN65LVDS301ZQE
|
OCR Text |
... reserved while ls0 and ls1 are held low, the sn65lvds301 transmits payload data over a single sublvds data pair, d0. the pll locks to pclk and internally multiplies the clock by a factor of 30. the internal high-speed clock is used to seri... |
Description |
<font color=red>[Old version datasheet]</font> PROGRAMMABLE 27-BIT DISPLAY SERIAL INTERFACE TRANSMITTER
|
File Size |
1,819.01K /
34 Page |
View
it Online |
Download Datasheet
|
|
|
 |
IDT[Integrated Device Technology]
|
Part No. |
IDT72V71660DR IDT72V71660BB IDT72V71660
|
OCR Text |
...ce state. The RESET pin must be held LOW for a minimum of 20ns to properly reset the device. This input controls the direction of the data bus lines (D0-D15) during a microprocessor access. Serial data input stream. These streams may have a... |
Description |
16K x 16K TSI, 64 I/O at 2/4/8 or 16Mbps, 3.3V 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 16,384 X 16,384
|
File Size |
217.89K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
CMLMICRO[CML Microcircuits]
|
Part No. |
MX641 MX641DW MX641P
|
OCR Text |
...rademarks and service marks are held by their respective companies.
Dual SPM Detector
Page 2 of 16
MX641 Preliminary Information
CONTENTS
Section Page
1. Block Diagram ........................................................... |
Description |
DATA BULLETIN Dual SPM Detector
|
File Size |
194.20K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
 |
AD[Analog Devices]
|
Part No. |
AD1991ASV AD1991ASVRL AD1991
|
OCR Text |
...V V V A A A mA mA mA
RST/PDN held low RST/PDN held low RST/PDN held low
2.75 5.2
50:50 384 kHz square wave on INA and INC
2.0 DVDD - 0.8
DVDD 1.2 0.4 10
V V V V A
@ 2 mA @ 2 mA
DIGITAL TIMING CHARACTERISTICS
Symbol ... |
Description |
Class D/1-Bit Audio Power Output Stage
|
File Size |
183.37K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
 |
quicklogic
|
Part No. |
QL5632 QL5632_DS
|
OCR Text |
...nsaction. This signal should be held active until all requested data are transferred on the PCI bus and deactivated in the 2nd clock cycle following the last data transfer on PCI (to avoid being considered as requesting a new transaction). ... |
Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic
and Dual Port SRAM From old datasheet system
|
File Size |
1,056.20K /
39 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|