ppo pdf Datasheet P10 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : K3053 K3053 DG304AD DG304AD DG304AD C2004 TAS214BW 250LB
	Product Description
	Full Text Search

ppo Datasheet PDF File

For ppo Found Datasheets File :: 362 Search Time::1.641ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |

				SpectraLinear Inc
Part No.	CY2SSTU32866BFXC CY2SSTU32866BFXCT
OCR Text	...8 D9 D10 D11 D12 D13 D14 1 2 ppo D15 D16 QERR# D17 D18 RST# DCS# CSR# D19 D20 D21 D22 D23 D24 D25 2 3 VREF GND VDD GND VDD GND VDD GND VDD GND VDD GND VDD GND VDD VREF 3 4 VDD GND VDD GND VDD GND VDD GND VDD GND VDD GND VDD GND VDD...
Description	1.8V, 25-bit (1:1) of 14-bit (1:2) JEDEC-Compliant Data Register with Parity
File Size	232.61K / 24 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	IDT74SSTUA32866 IDT74SSTUA32866BFG
OCR Text	...ration, the partial-parity-out (ppo) and QERR signals are produced two clock cycles after the corresponding data output. When used in pairs, the C0 input of the first register is tied low and the C0 input of the second register is tied h...
Description	1.8V CONFIGURABLE BUFFER WITH ADDRESS-PARITY TEST
File Size	254.96K / 19 Page	View it Online	Download Datasheet

				IDT
Part No.	ICSSSTUAF32866C
OCR Text	...he second register produces to ppo and qerr signals. the qerr of the first register is left floating. the valid error information is latched on the qerr output of the second register. if an error occurs qerr is latched low for two ...
Description	25-BIT CONFIGURABLE REGISTERED BUFFER
File Size	580.80K / 31 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	IDT74SSTUAE32866A IDT74SSTUAE32866ABFG
OCR Text	...The second register produces to ppo and QERR signals. The QERR of the first register is left floating. The valid error information is latched on the QERR output of the second register. If an error occurs QERR is latched low for two cycles o...
Description	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
File Size	546.10K / 31 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	IDT74SSTUB32866BBFG IDT74SSTU32866BBFG IDT74SSTUB32866B IDT74SSTU32866B
OCR Text	...ration, the partial-parity-out (ppo) and QERR signals are produced two clock cycles after the corresponding data output. When used in pairs, the C0 input of the first register is tied low and the C0 input of the second register is tied h...
Description	1.8V CONFIGURABLE BUFFER WITH PARITY 1.8V CONFIGURABLE BUFFER WITH ADDRESSPARITY TEST
File Size	255.21K / 20 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	IDT74SSTUBF32866BBFG8 IDT74SSTUBF32866B
OCR Text	...The second register produces to ppo and QERR signals. The QERR of the first register is left floating. The valid error information is latched on the QERR output of the second register. If an error occurs QERR is latched low for two cycles o...
Description	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
File Size	547.00K / 31 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	IDT74SSTUBF32869A
OCR Text	...SR inputs and will gate the Qn, ppo (Paritial-Parity-Out) and PTYERR (Parity Error) Parity outputs from changing states when both DCS and CSR are high. If either DCS and CSR input is low, the Qn, ppo and PTYERR outputs will function normall...
Description	14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
File Size	417.73K / 22 Page	View it Online	Download Datasheet

				IDT
Part No.	ICSSSTUAF32866B
OCR Text	...he second register produces to ppo and qerr signals. the qerr of the first register is left floating. the valid error information is latched on the qerr output of the second register. if an error occurs qerr is latched low for two ...
Description	25-BIT CONFIGURABLE REGISTERED BUFFER
File Size	581.73K / 31 Page	View it Online	Download Datasheet

				ICS
Part No.	ICSSSTUA32S869B
OCR Text	...trols and will force the qn and ppo outputs low and the ptyerr1# high. the icssstua32s869b includes a parity checking function. the icssstua32s869b accepts a parity bit from the memory controller at its input pin parin1 one or two cycle...
Description	14-Bit Configurable Registered Buffer
File Size	319.50K / 18 Page	View it Online	Download Datasheet

				Integrated Circuit System
Part No.	ICSSSTU32866
OCR Text	...ister a (c0 = 0, c1 = 1) a dcke ppo v ref v dd qckea qckeb b d2 nc gnd gnd q2a q2b c d3 nc v dd v dd q3a q3b d dodt qerr# gnd gnd qodta qodtb e d5 nc v dd v dd q5a q5b f d6 nc gnd gnd q6a q6b g par_in rst# v dd v dd c1 c0 h ck dcs# gnd gnd ...
Description	25-Bit Configurable Registered Buffer
File Size	204.65K / 13 Page	View it Online	Download Datasheet

For ppo Found Datasheets File :: 362 Search Time::1.641ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |