| |
|
 |
INTERSIL[Intersil Corporation]
|
| Part No. |
HSP50216_06 HSP50216 HSP50216KI HSP50216KIZ
|
| OCR Text |
...o the part in one of two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted. Input enable for Parallel Data Input bus B. Active low. This pin enables the input to the part in one of two modes, gate... |
| Description |
Four-Channel Programmable Digital DownConverter
|
| File Size |
750.81K /
58 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
INTERSIL[Intersil Corporation]
|
| Part No. |
ID82C86H 82C86H 82C86H_04 82C86H04
|
| OCR Text |
...microprocessors. The 82C86H has gated inputs, eliminating the need for pull-up/pull-down resistors and reducing overall system operating power dissipation.
June 2004
Features
* Full Eight Bit Bi-Directional Bus Interface * Industry S... |
| Description |
CMOS Octal Bus Transceiver
|
| File Size |
127.73K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MT90401AB1 MT90401 MT90401AB
|
| OCR Text |
...he logic level at this input is gated in by the rising edge of F8o. This pin performs no function if the device is not in hardware mode. Mode/Control Select 2 (Input). This input, together with MS1, determines the state (Normal, Holdover or... |
| Description |
SONET/SDH System Synchronizer
|
| File Size |
629.61K /
38 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT9046
|
| OCR Text |
...he logic level at this input is gated in by the rising edge of F8o. See Table 4. No connection. Leave open circuit
9
OSCi
11
F16o
12
F0o
13
RSP
14
TSP
15 16 18 19 20 21 22 24 25 26 27 29 30
F8o C1.5o LOCK... |
| Description |
T1/E1 System Synchronizer with Holdover
|
| File Size |
430.33K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT9042C
|
| OCR Text |
...he logic level at this input is gated in by the rising edge of F8o. See Tables 4 and 5. Guard Time (CMOS Output). The LOS1 input is gated by the rising edge of F8o, buffered and output on GTo. This pin is typically used to drive the GTi inp... |
| Description |
Multitrunk System Synchronizer
|
| File Size |
533.79K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MT9046AN MT9046
|
| OCR Text |
...he logic level at this input is gated in by the rising edge of F8o. See Table 4. No connection. Leave open circuit Internal Connection. Tie low for normal operation. Mode/Control Select 2 (Input). This input determines the state (Normal, Ho... |
| Description |
T1/E1 System Synchronizer with Holdover
|
| File Size |
300.45K /
34 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
