|
|
 |
Intersil
|
Part No. |
ISL6505
|
OCR Text |
...-selectable with the LAN pin; a logic high (or open) selects the 10/100 LAN mode, where VOUT1 is always on (S0-S5); a logic low selects the ...Controlled Voltages - 5VDUAL USB/Keyboard/Mouse - 3.3VDUAL/3.3VSB PCI/Auxiliary/LAN - 1.2VVID Proces... |
Description |
Multiple Linear Power Controller with ACPI Control Interface
|
File Size |
352.03K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1334F-133AC
|
OCR Text |
...guidelines on www.cypress.com. logic block diagram a0, a1, a c mode bw a bw b we ce1 ce2 ce3 oe read logic dq s d a t a s t e e r i n g o u...controlled by oe and the internal control logic. when oe is asserted low, the pins can behave as ... |
Description |
2-Mbit (64K x 32) Pipelined SRAM with NoBL(TM) Architecture
|
File Size |
255.08K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1333F-100AC
|
OCR Text |
...vanced no bus latency? (nobl?) logic required to enable consecutive read/write op erations with data being transferred on every clock cycle...controlled by the rising edge of the clock. the clock input is qualified by the clock enable (cen ) ... |
Description |
2-Mbit (64K x 32) Flow-through SRAM with NoBL(TM) Architecture
|
File Size |
303.00K /
13 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|