| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
W208D
|
| OCR Text |
...N# is an asynchronous input and metastable conditions could exist. This signal is synchronized inside W208D. 10. The shaded sections on the SDRAM, REF, and USB clocks indicate "don't care" states. 11. Diagrams shown with respect to 100 MHz.... |
| Description |
FTG for Integrated Core Logic with 133-MHz FSB(B>133MHz FSB的应用于集成核心逻辑器件的频率定时发生器（FTG
From old datasheet system
|
| File Size |
157.55K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MICREL[Micrel Semiconductor]
|
| Part No. |
SY89838UMGTR SY89838UMG SY89838U
|
| OCR Text |
...-safe input protection prevents metastable conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops below 100mV). The SY89838U distributes clock frequencies from 1kHz to 1.5GHz... |
| Description |
Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX
|
| File Size |
403.47K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
MICREL[Micrel Semiconductor]
|
| Part No. |
SY89464UMGTR SY89464UMG SY89464U
|
| OCR Text |
...Input (FSI) protection prevents metastable output conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops below 100mV). The differential input includes Micrel's unique, 3-pin ... |
| Description |
Precision LVPECL 1:10 Fanout with 2:1 Runt Pulse Eliminator MUX and Internal Termination
|
| File Size |
1,946.25K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
