|
|
 |
ICS
|
Part No. |
M2006-04
|
OCR Text |
...4 is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock frequency translation and jitter attenuation. It features serially programmable configuration of PLL frequency translation ratios, including FEC an... |
Description |
VCSO Frequency Translator
|
File Size |
300.56K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
M2006-11 M2006-21 M2006-11-622.0800
|
OCR Text |
...1 is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock frequency translation and jitter attenuation. It features serially programmable configuration of PLL frequency translation ratios, including FEC an... |
Description |
PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 SAW PLL for Frequency Translation with Add/Drop feature and Hitless Switching option
|
File Size |
312.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Circuit System
|
Part No. |
M2006-12
|
OCR Text |
...2 is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock frequency translation and jitter attenuation. Clock multiplication ratios (including forward and inverse FEC) are pin-selected from pre-programming... |
Description |
VCSO BASED FEC CLOCK PLL
|
File Size |
262.41K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Sony Electronics
|
Part No. |
CXD2951GA-2
|
OCR Text |
.../IF 1575.42MHz 1.023MHz
BPF SAW TCXO Reference clock 18.414MHz (GPS, Sony standard) LNA
Down Converter 1.023MHz
LPF
1 bit
Acquisition Block * Acquire GPS signals
Tracking Block * Locking to GPS signals * 12ch correlations... |
Description |
Single Chip GPS LSI
|
File Size |
296.67K /
26 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS Integrated Device Technology, Inc. INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
M1020 M1021 M1021-13-161.1328LF M1021-13I161.1328LF M1020-11-155.5200LF M1020-11I167.3280LF
|
OCR Text |
...1 is a VCSO (Voltage Controlled SAW Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems s... |
Description |
Frequency Translation PLL Family with Loss of Lock indicator and Hitless Switching options ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 9 X 9 MM, CERAMIC, LCC-36
|
File Size |
307.50K /
10 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|