| |
|
 |
Zarlink Semiconductor
|
| Part No. |
MT9041
|
| OCR Text |
...iption the mt9041b t1/e1 system synchronizer contains a digital phase-locked loop (dpll), which provides timing and synchronization signals for multitrunk t1 and e1 primary rate transmission links. the mt9041b generates st-bus clock and fra... |
| Description |
Single reference frequency selectable Digital PLL with multiple clock outputs for T1/E1 trunk and backplane synchronization
|
| File Size |
273.05K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
DS21372
|
| OCR Text |
...attern that it transmitted. the synchronizer examines the data at rdata and looks for characteristics of the transmitted pattern. the user can control the onboard synchronizer with the sync enable and resync bits in the pattern control regi... |
| Description |
3.3V Bit Error Rate Tester (BERT)
|
| File Size |
175.04K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
DS2172
|
| OCR Text |
...attern that it transmitted. the synchronizer examines the data at rdata and looks for characteristics of the transmitted pattern. the user can control the onboard synchronizer with the sync enable and resync bits in the pattern control regi... |
| Description |
Bit Error Rate Tester (BERT)
|
| File Size |
174.55K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
DS2172
|
| OCR Text |
...ttern that it transmitted. the synchronizer examines the data at rdata and looks for characteristics of the transmitted pattern. the user can control the onboard synchronizer with the sync enable and resync bits in the pattern control reg... |
| Description |
Bit Error Rate Tester (BERT)(位错误率检测器)
|
| File Size |
205.69K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink Semiconductor Inc.
Zarlink Semiconductor, Inc.
|
| Part No. |
ZL30109 ZL30109QDG
|
| OCR Text |
...ber 2004 zl30109 ds1/e1 system synchronizer with 19.44 mhz output data sheet figure 1 - functional block diagram reference monitor mode control virtual reference ieee 1149.1a feedback tie corrector enable state machine frequency select m... |
| Description |
DS1/E1 System synchronizer with 19.44 MHz Output SPECIALTY TELECOM CIRCUIT, PQFP64
|
| File Size |
279.95K /
36 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
