| |
|
 |
Mosel Vitelic, Corp.
Macronix International Co., Ltd.
Mosel Vitelic Corp
|
| Part No. |
V54C316162V-6 V54C316162V-55 V54C316162V-7
|
| OCR Text |
...M to avoid bus contention. When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can reali... |
| Description |
200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 200/183/166/143 MHz.3伏，刷新4K的超高性能100万16 SDRAMX 512Kbit × 16
MORAY EEL 200/183/166/143 MHz.3伏，刷新4K的超高性能100万16 SDRAM组X 512Kbit × 16
200/183/166/143 MHz 3.3 VOLT/ 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
|
| File Size |
152.63K /
21 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Nanya Techology
|
| Part No. |
NT5DS16M16CG
|
| OCR Text |
... Double data rate architecture: two data transfers per clock cycle * Bidirectional data strobe (DQS) is transmitted and received with data, ...bank and the starting column location for the burst access.
The DDR SDRAM provides for programmab... |
| Description |
(NT5DSxxMxCx) 256Mb SDRAM
|
| File Size |
2,443.24K /
78 Page |
View
it Online |
Download Datasheet |
| |
|
|
Nanya Technology
|
| Part No. |
NT5DS16M8AT
|
| OCR Text |
... Double data rate architecture: two data transfers per clock cycle * Bidirectional data strobe (DQS) is transmitted and received with data, ...bank DRAM. Read or Write command are used to select the bank and the starting column location for th... |
| Description |
(NT5DSxxMxAx) 128Mb DDR333/300 SDRAM
|
| File Size |
468.51K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
