| |
|
 |
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6512CAM AK6512CA AK6512CAL
|
| OCR Text |
... has status registers. When the wpen bit in the status registers is "1", Write Protect function is enabled. When wpen bit is "1" and WP pin is low level, the status register is protected from write function. When WP pin becomes low level wh... |
| Description |
SPI bus 64Kbit Serial CMOS EEPROM
|
| File Size |
124.89K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6512CM AK6510C AK6510CL AK6510CM AK6512C AK6512CL
|
| OCR Text |
... has status registers. When the wpen bit in the status registers is "1", Write Protect function is enabled. When wpen bit is "1" and WP pin is low level, the status register is protected from write function. When WP pin becomes low level wh... |
| Description |
SPI bus 32K/64Kbit Serial CMOS EEPROM
|
| File Size |
103.33K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Asahi Kasei Microsystem...
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6514CN AK6514C AK6514CF AK6510C_05 AK6510C05
|
| OCR Text |
... has status registers. When the wpen bit in the status registers is "1", Write Protect function is enabled. When wpen bit is "1" and WP pin is low level, the status register is protected from write function. When WP pin becomes low level wh... |
| Description |
SPI bus 64Kbit Serial CMOS EEPROM
|
| File Size |
126.12K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6516CF AK6516C
|
| OCR Text |
... has status registers. When the wpen bit in the status registers is "1", Write Protect function is enabled. When wpen bit is "1" and WP pin is low level, the status register is protected from write function. When WP pin becomes low level wh... |
| Description |
SPI bus 256Kbit Serial CMOS EEPROM
|
| File Size |
124.62K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL[ATMEL Corporation]
|
| Part No. |
AT25FS010
|
| OCR Text |
... When the WP is brought low and wpen bit is "1", all write operations to the status register are inhibited. WP going low while CS is still low will interrupt a write to the status register. If the internal status register write cycle has al... |
| Description |
High Speed Small Sectored SPI Flash Memory
|
| File Size |
432.70K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
