| |
|
 |
ICS
|
| Part No. |
ICS672-02 ICS672-01
|
| OCR Text |
...down all internal circuitry and tri-state the outputs. In normal operation, output clock FBCLK is tied to the FBIN pin. ICS manufactures the...lf" denotes Pb (lead) free package. While the information presented herein has been checked for both... |
| Description |
QUADRACLOCK? QUADRATURE DELAY BUFFER
|
| File Size |
107.74K /
7 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
ICS501MlfT
|
| OCR Text |
... has an output enable pin which tri-states the clock output when the oe pin is taken low. this product is intended for clock generation. i...lf" suffix to the part nu mber are the pb-free configur ation and are rohs compliant. while the info... |
| Description |
IC, INT PLL CLOCK MULTIPLIER SO8 ICS501MT, SO8 160 MHz, OTHER CLOCK GENERATOR, PDSO8
|
| File Size |
144.91K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CYISM560BSXC
|
| OCR Text |
... pulled high internally. 6 s1 i tri-level logic input control pin used to select frequency and bandwidth . frequency/bandwidth selection and tri-level logic programming. see figure 1 . 7 s0 i tri-level logic input control pin used to se... |
| Description |
Spread Spectrum Clock Generator 108 MHz, OTHER CLOCK GENERATOR, PDSO8
|
| File Size |
237.40K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
