|
|
|
IDT
|
Part No. |
IDT71V35761 IDT71V35781
|
OCR Text |
...83MHz 3.3ns clock access time - 166mhz 3.5ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) 3.3V core power supply P... |
Description |
128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
|
File Size |
513.67K /
23 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT[Integrated Device Technology] Integrated Device Technology, Inc.
|
Part No. |
IDTCSP2510D IDTCSP2510DPG IDTCSP2510DPGI CSP2510D CSP2510DPG CSP2510DPG8 CSP2510DPGI8
|
OCR Text |
...t 3.3V VDD * tpd Phase Error at 166mhz: < 150ps * Jitter (peak-to-peak) at 166mhz: < 75ps @ 166mhz * Spread Spectrum Compatible * Operating frequency 50MHz to 175MHz * Available in 24-Pin TSSOP package
IDTCSP2510D
APPLICATIONS:
* SDR... |
Description |
3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
|
File Size |
60.94K /
9 Page |
View
it Online |
Download Datasheet |
|
|
|
Hynix
|
Part No. |
HY57V161610DTC-8
|
OCR Text |
... r e q u e n c y
200MHz 183MHz 166mhz
O rganization
Interface
Package
2Banks x 512Kbits x 16 143MHz 125MHz 100MHz
LVTTL
400mil 50pin TSOP II
Note : 1. V DD ( m i n ) o f H Y 5 7 V 1 6 1 6 1 0 D T C - 5 / 5 5 i s 3 . 1 ... |
Description |
SDRAM From old datasheet system
|
File Size |
70.76K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
Hyundai
|
Part No. |
HY57V161610D HY57V
|
OCR Text |
...
Clock Frequency
200MHz 183MHz 166mhz
Organization
Interface
Package
2Banks x 512Kbits x 16 143MHz 125MHz 100MHz
LVTTL
400mil 50pin TSOP II
Note : 1. VDD(min) of HY57V161610DTC-5/55 is 3.15V
This document is a gener... |
Description |
16M DRAM From old datasheet system
|
File Size |
120.08K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|