| |
|
 |
IDT
|
| Part No. |
IDT5V994PFGI IDT5V994PFGI8
|
| OCR Text |
...s: ? ref input is 5v tolerant ? 4 pairs of programmable skew outputs ? low skew: 200ps same pair, 250ps all outputs ? selectable positive or...3q1 are synchronously disabled. furthermore, when the pe is held high, all the outputs are synchroni... |
| Description |
3.3V Programmable Skew PLL Clock Driver TurboClock Plus
|
| File Size |
66.76K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT74ALVCH16345 74ALVCH16345_DS_98754
|
| OCR Text |
...5V 0.2V * CMOS power levels (0.4 W typ. static) * Rail-to-Rail output swing for increased noise margin * Available in SSOP, TSSOP, and TVS...3Q1 4Q1
GND
3Q8 4Q8
VCC D1
1Q2 2Q2
VCC D8
1Q7 2Q7
GND
3Q2 4Q2
GND
3Q7 4Q7
NOT... |
| Description |
3.3V CMOS REGISTERED ADDRESS LINE DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
From old datasheet system
|
| File Size |
83.69K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
PERICOM SEMICONDUCTOR CORP
|
| Part No. |
PI6C3991-2JE
|
| OCR Text |
...n u f l e v e l - e e r h t 1 f 4 , 0 f 4i . 2 e l b a t e e s . ) 1 q 4 , 0 q 4 ( 4 r i a p t u p t u o r o f s t u p n i t c e l e s n o i...3q1 2q0 2q1 1q0 1q1 s ystem clock ref load load load load l1 l2 l3 l4 z 0 z 0 z 0 z 0 length: l1 = l... |
| Description |
6C SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
|
| File Size |
169.65K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDTCSP5991-7JRI
|
| OCR Text |
...gative edge of ref. features: ? 4 pairs of programmable skew outputs ? low skew: 200ps same pair, 250ps all outputs ? selectable positive or negative edge synchronization: excellent for dsp applications ? synchronous output enable ? output ... |
| Description |
PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
|
| File Size |
123.52K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
5V993A-5Q
|
| OCR Text |
...z to 85mhz ? 2x, 4x, 1/2, and 1/4 outputs ? 3 skew grades: idt5v993a-2: t skew0 <250ps idt5v993a-5: t skew0 <500ps idt5v993a-7: t skew0 <750...3q1 are synchronously disabled. furthermore, when the v ccq /pe is held high, all the outputs are sy... |
| Description |
5V SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
|
| File Size |
111.90K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
