|
|
 |
M-Systems
|
Part No. |
MD5811-D256-V3Q18
|
OCR Text |
...-fly edc and ecc algorithms 4-bit error detection code/error correction code (edc/ecc), based on a patented combination of bch and ham...multiplexed address/data interface cpu compatibility, including: arm-based cpus texas instr... |
Description |
Mobile Diskonchip P3
|
File Size |
794.15K /
86 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Fujitsu Microelectronics
|
Part No. |
MB90613A
|
OCR Text |
...ruction execution time: 62.5 ns/4 mhz oscillation (uses pll clock multiplication), maximum multiplier = 4 ? instruction set optimized for c...multiplexed mode : 57 ports max. 16-bit non-multiplexed mode : 41 ports max. 8-bit non-multiplexed m... |
Description |
16-bit Proprietary Microcontroller
|
File Size |
489.63K /
91 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
M390S3253DTU
|
OCR Text |
...front side/back side) pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 front v ss dq0 dq1 dq2 dq3 v dd dq4 dq5...multiplexed on the same pins. row address : ra0 ~ ra12, column address : ca0 ~ ca9 ba0 ~ ba1 bank se... |
Description |
32Mx72 SDRAM DIMM with PLL & Register based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs with SPD Data Sheet
|
File Size |
186.92K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
M390S3253DT1
|
OCR Text |
...front side/back side) pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 front v ss dq0 dq1 dq2 dq3 v dd dq4 dq5...multiplexed on the same pins. row address : ra0 ~ ra12, column address : ca0 ~ ca9 ba0 ~ ba1 bank se... |
Description |
32Mx72 SDRAM DIMM with PLL & Register based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs with SPD Data Sheet
|
File Size |
184.10K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
M390S3253CTU
|
OCR Text |
...front side/back side) pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 front v ss dq0 dq1 dq2 dq3 v dd dq4 dq5...multiplexed on the same pins. row address : ra0 ~ ra12, column address : ca0 ~ ca9 ba0 ~ ba1 bank se... |
Description |
32Mx72 SDRAM DIMM with PLL & Register based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs with SPD. Low Profile Registered DIMM Data Sheet
|
File Size |
186.90K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
K4S510732C
|
OCR Text |
4 banks synchronous dram lvttl revision 0.1 sept. 2001 * samsung electronics reserves the right to change products or specification without
...multiplexed address ? four banks operation ? mrs cycle with address key programs -. cas la... |
Description |
16M x 8Bit x 4 Banks Synchronous DRAM Data Sheet
|
File Size |
66.59K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
K4S510632C K4S510632C-TC7C
|
OCR Text |
4 banks synchronous dram lvttl revision 0.1 sept. 2001 * samsung electronics reserves the right to change products or specification without
...multiplexed address ? four banks operation ? mrs cycle with address key programs -. cas la... |
Description |
128M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 32M x 4Bit x 4 Banks Synchronous DRAM Data Sheet
|
File Size |
66.69K /
9 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|