| |
|
 |
Cypress
|
| Part No. |
CY7C1355V25 CY7C1357V25 7C1355V
|
| OCR Text |
...anced No Bus LatencyTM (NoBLTM) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle....controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) s... |
| Description |
256Kx36/512Kx18 Flow-Thru SRAM with NoBL Architecture
From old datasheet system
|
| File Size |
334.51K /
26 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
CY7C1365V25 CY7C1363V25 CY7C1361V25 7C1361V
|
| OCR Text |
...croprocessors with minimal glue logic. Maximum access delay from the clock rise is 7.5 ns (117-MHz device). A 2-bit on-chip wraparound burst...controlled by the ADV input. Byte write operations are qualified with the Byte Write Select (BWa,b,c... |
| Description |
256K x 36/256K x 32/512K x 18 Flowthrough SRAM
From old datasheet system
|
| File Size |
408.99K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
W48C101-01H
|
| OCR Text |
........ 1.5 to 4.0 ns (cpu leads) logic inputs have 250-k ? pull-up resistors except sel100/66#. table 1. pin selectable frequency sel 100/...controlled by the cpu_stop# control pin. output voltage swing is controlled by voltage applied to ... |
| Description |
Clocks and Buffers : Motherboard Clocks
|
| File Size |
110.50K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
SL2610 SL2610LH2Q SL2610IG SL2610LH1N SL2610LH1Q SL2610LH2N
|
| OCR Text |
...and is fabricated in high speed logic, which enables the generation of a loop with good phase noise performance. It can also be operated wit...controlled oscillator or from an external reference source. In both cases the reference frequency is... |
| Description |
Wide Dynamic Range Image Reject MOPLL
|
| File Size |
438.87K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
