18-Mbit (512K x 36/1Mbit x 18) Pipelined Register-Register Late Write 36-Mbit DDR-II SRAM 2-Word Burst Architecture 9-Mbit QDR- II SRAM 2-Word Burst Architecture 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL Architecture 36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL Architecture SPI Serial EEPROM 4-Mbit (128K x 36) Pipelined Sync SRAM 9-Mbit (256K x 36/512K x 18) Pipelined SRAM