| |
|
 |
XILINX
|
| Part No. |
XC2C32A
|
| OCR Text |
...systems - As fast as 4.0 ns pin-to-pin logic delays - As low as 12 A quiescent current Industry's best 0.18 micron CMOS CPLD - Optimized arc...LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications. CoolRunner-II CPLDs are also 1.5V I/O comp... |
| Description |
The CoolRunner-II 32-macrocell device
|
| File Size |
101.46K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
XILINX
|
| Part No. |
XC2C32
|
| OCR Text |
...tions. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand-b...LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications. CoolRunner-II CPLDs are also 1.5V I/O comp... |
| Description |
The CoolRunner-II 32-macrocell device
|
| File Size |
97.22K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2026
|
| OCR Text |
...-10 GB data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M2025/26 module ...LVCMOS, lvttl Loss of Lock (LOL) output pin; Narrow Bandwidth control input (NBW pin) AutoSwitch (... |
| Description |
SAW PLL for Frequency Translation with automatic reference clock reselection, Loss of Lock indicator, and Hitless Switching options
|
| File Size |
333.73K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx Inc
|
| Part No. |
XC2C512-6PQ208C
|
| OCR Text |
...systems - As fast as 6.0 ns pin-to-pin delays - As low as 30 A quiescent current Industry's best 0.18 micron CMOS CPLD - Optimized architect...LVCMOS, lvttl, SSTL, and HSTL I/O implementations. See Table 1 for I/O standard voltages. The lvttl ... |
| Description |
Complex PLD - Datasheet Reference
From old datasheet system
|
| File Size |
113.77K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
NS
|
| Part No. |
DS90C385AM
|
| OCR Text |
...ription
The DS90C385A is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has additional features an...LVCMOS/ lvttl data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked ... |
| Description |
3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz
|
| File Size |
628.65K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256B36 GVT71512B18 71256B36
|
| OCR Text |
... controls are registered onchip to initiate self-timed WRITE cycle. WRITE cycles can be one to four bytes wide as controlled by the write co...LVCMOS levels to shift data during this testing mode of operation. The TA package version does not o... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
255.58K /
25 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
