| |
|
 |
IDT
|
| Part No. |
IDT5T9110BBI IDT5T9110BBI8
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the redundant input capability allows for a smooth change over to a secondary clock source ...range idt5t9110 2.5v programmable skew pll differential clock driver teraclock pin configuration a ... |
| Description |
2/5.0V Programmable Skew PLL Differential Clock Driver Teraclock
|
| File Size |
157.92K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT5T9010
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the redundant input capability allows for a smooth change over to a secondary clock source w...range idt5t9010 2.5v programmable skew pll clock driver teraclock pin configuration a a 1f 2 v dd g... |
| Description |
2.5V Programmable Skew PLL Clock Driver Teraclock
|
| File Size |
154.71K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT5T9010BBGI IDT5T9010BBI IDT5T9010BBI8
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the redundant input capability allows for a smooth change over to a secondary clock source w...range idt5t9010 2.5v programmable skew pll clock driver teraclock pin configuration a a 1f 2 v dd g... |
| Description |
2.5V Programmable Skew PLL Clock Driver Teraclock
|
| File Size |
155.04K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT5T2110 IDT5T2110BBI IDT5T2110NLI
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the differential outputs can be synchro- nously enabled/disabled. furthermore, when pe is h...range idt5t2110 2.5v zero delay pll differential clock driver teraclock pin configuration bga top v... |
| Description |
2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK
|
| File Size |
163.16K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT5T2010 IDT5T2010NLI IDT5T2010BBI
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the outputs can be synchronously enabled/disabled. furthermore, when pe is held high, all t...range idt5t2010 2.5v zero delay pll clock driver teraclock pin configuration a a 1f 2 v dd gnd 1soe... |
| Description |
2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK
|
| File Size |
159.06K /
23 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
