|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
IDT72T20108L6-7BBI
|
OCR Text |
...2,144 x 20 or 524,288 x 10 flag logic ff / ir paf ef / or pae read pointer read control logic write control logic write pointer reset logic ...controlled by a write clock (wclk) input and a write enable ( wen ) input. data present on the dn d... |
Description |
64K X 20 OTHER FIFO, 3.8 ns, PBGA208
|
File Size |
507.87K /
51 Page |
View
it Online |
Download Datasheet
|
|
|
 |
STMicroelectronics N.V.
|
Part No. |
RD-19230FX-203T
|
OCR Text |
...d-19230 rev. f-11/01-250 50 pf+ logic 0: 1 ttl load, 1.6 ma at 0.4 v max. logic 1; 10 ttl loads, -0.4 ma at 2.8 v min. logic 0; 100 mv max. ...controlled ratios. sampling techniques are used to eliminate errors due to voltage drift and op-amp ... |
Description |
Resolver-to-Digital Converter 分解器数字转换器
|
File Size |
218.95K /
20 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
IDT72T40118L6-7BBG
|
OCR Text |
...0 65,536 x 40 131,072 x 40 flag logic ff / ir paf ef / or pae read pointer read control logic write control logic write pointer reset logic ...controlled by a write clock (wclk) input and a write enable ( wen ) input. data present on the dn da... |
Description |
128K X 40 OTHER FIFO, 3.8 ns, PBGA208
|
File Size |
501.75K /
52 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|