| |
|
 |
quicklogic
|
| Part No. |
QL5064
|
| OCR Text |
...064 device. Hardware controlled queues allow full I2O messaging support with a processor and local I2O drivers. Figure 4: Mailbox Structure
PCI Outgoing Mailboxes
mailbox 7 mailbox 6 mailbox 5 mailbox 4 mailbox 3 mailbox 2 mailbox 1 mai... |
| Description |
66 MHz/64-bit PCI Master/Target with Embedded
Programmable Logic and Dual Port SRAM
|
| File Size |
968.72K /
45 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
pmc
|
| Part No. |
1991271
|
| OCR Text |
...d scheduling to optimize CDV. * queues are added by making entries into an add queue FIFO to minimize queue activation overhead.
BLOCK DIAGRAM
RL_CLK[15:0] TL_CLK[15:0] TL_CLK_OE RAM2_WEB[1:0] RAM2_PAR[1:0] RAM2_ADSCB RAM2_D[15:0] RAM2_... |
| Description |
From old datasheet system
|
| File Size |
27.67K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
PMC[PMC-Sierra, Inc]
PMC[PMC-Sierra Inc]
|
| Part No. |
1991272 PM73123 PM73123-PI
|
| OCR Text |
...-8 8 Link CES/DBCES AAL1 SAR
* queues are added by making entries into an add queue FIFO to minimize queue activation overhead. * Provides single maskable, opencollector interrupt with master interrupt register to facilitate processing for... |
| Description |
From old datasheet system
8 Link CES/DBCES AAL1 SAR
|
| File Size |
24.43K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
1991273
|
| OCR Text |
...
4 Link CES/DBCES AAL1 SAR
* queues are added by making entries into an add queue FIFO to minimize queue activation overhead.
GENERAL
* Provides a microprocessor interface for configuration, management, and statistics gathering. * Pr... |
| Description |
From old datasheet system
|
| File Size |
23.47K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
