| |
|
 |
Renesas Electronics Corporation
|
| Part No. |
SH7034 SH7032 HD6417032 HD6417034 HD6417034B HD6437034 HD6477034 HD6437034B SH7034B
|
| OCR Text |
...space, DRAM interface, refresh, wait state control, parity control Auto request, external request, on-chip peripheral module request, cycle steal mode, burst mode Waveform output mode, input capture function, counter clear function, buffer ... |
| Description |
32-Bit RISC Microcomputer
|
| File Size |
6,793.60K /
687 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MOTOROLA[Motorola, Inc]
MOTOROLA[Motorola Inc]
|
| Part No. |
DSP56166 DSP56166ROM DSP56100
|
| OCR Text |
...buses * Individual programmable wait states on the external bus for program, data, and peripheral memory spaces * Off-chip memory-mapped per...state during hardware reset, stop mode and when the DSP is not the bus master. PEREN (Peripheral Ena... |
| Description |
16-bit General Purpose Digital Signal Processor
From old datasheet system
|
| File Size |
435.91K /
63 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola, Inc.
|
| Part No. |
MC68328
|
| OCR Text |
...hip-select is configured for 1 wait state. 68ez328 8-bit rom aa1914 power supply v cc a v
power consumption test motorola 5 figure 4. normal mode test burst mode test figure 5 diagrams the following test condition: a burst-d... |
| Description |
DragonBall 32-Bit Microprocessor( DragonBall32位微处理
|
| File Size |
27.61K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
79RC32351-100DH 79RC32351-133DH
|
| OCR Text |
...ral devices ? supports external wait-state generation, intel or motorola style ? write protect capability ? direct control of optional external data transceivers system integrity ? programmable system watchdog timer resets system on time-... |
| Description |
IDT Interprise Integrated Communications Processor IDT的洽谈会集成通信处理
|
| File Size |
557.32K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
80960CA-16 80960CA-33 80960CA-25
|
| OCR Text |
...ining Option Fully Programmable Wait States Supports 8- 16- or 32-bit Bus Widths Supports Unaligned Accesses Supervisor Protection Pin Selec...State Figure 21 Clock Synchronization in the 2-x Clock Mode Figure 22 Clock Synchronization in the 1... |
| Description |
32-BIT HIGH-PERFORMANCE EMBEDDED PROCESSOR
|
| File Size |
1,246.56K /
63 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
