| |
|
 |
INTERSIL[Intersil Corporation]
|
| Part No. |
ISL5216KI-1 ISL5216KI ISL5216
|
| OCR Text |
...o the part in one of two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted. Input enable for Parallel Data Input bus B. Active low. This pin enables the input to the part in one of two modes, gate... |
| Description |
FOUR-CHANNEL PROGRAMMABLE DIGITAL DOWNCONVERTER
|
| File Size |
1,325.72K /
65 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Galvantech
|
| Part No. |
GVT7164T18 7164T18S
|
| OCR Text |
...ion. All synchronous inputs are gated by registers controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion chip enables (CE# and CE1), write enable (WE#), and ... |
| Description |
64K X 18 SYNCHRONOUS TAG SRAM
From old datasheet system
|
| File Size |
130.59K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTERSIL CORP
|
| Part No. |
HM6-6642B-9
|
| OCR Text |
... a5 a6 a7 a8 a0 a1 a2 8 8 a a d gated column decoder q0 q1 q2 q3 q4 q5 q6 q7 latched address register gated row decoder 8-bit data latch address latches and gated decoders: gate on falling edge of e latch on falling edge of e all lines posi... |
| Description |
512 X 8 OTPROM, 140 ns, CDIP24
|
| File Size |
80.43K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTERSIL CORP
|
| Part No. |
HM6-6617B-9
|
| OCR Text |
...iagram latched address register gated row decoder 16 128 x 128 matrix 128 7 7 a a e a g g a10 a9 a7 a8 a6 a5 a4 msb l latched address register a0 a1 a2 a3 gated column decoder and data output control 4 l msb lsb lsb 16 16 16 16 16 16 16 a 4... |
| Description |
2K X 8 OTPROM, 105 ns, CDIP24
|
| File Size |
86.14K /
7 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
