| |
|
 |
ICS
|
| Part No. |
ICS91857AK ICS91857AH ICS91857A
|
| OCR Text |
...COUT
Guaranteed by design at 170mhz, not 100% tested in production.
0494B--07/11/03
3
ICS91857
Electrical Characteristics for DDRI-400 - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage AVDD, VDD = 2.6V 0.... |
| Description |
2.5 Wide Range Frequency Clock Driver
|
| File Size |
106.59K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
linear
|
| Part No. |
LTC2222 LTC2223
|
| OCR Text |
...to 140MHz Input 80dB SFDR up to 170mhz Input 775MHz Full Power Bandwidth S/H Single 3.3V Supply Low Power Dissipation: 475mW/366mW Selectable Input Ranges: 0.5V or 1V No Missing Codes Optional Clock Duty Cycle Stabilizer Shutdown and Nap Mo... |
| Description |
12-Bit,105Msps/80Msps ADCs
|
| File Size |
736.78K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
ALSC
|
| Part No. |
P2040C
|
| OCR Text |
...panel frequencies from 54MHz to 170mhz. For a 65MHz pixel clock frequency, a spreading selection of MRA=0, SR1=1 and SR0=1 provides a percentage deviation of +/-1.50% (see Table 1). This results in frequency on ModOUT being swept from 64.03... |
| Description |
Wide Input Frequency Range Devices
|
| File Size |
499.93K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS844071I
|
| OCR Text |
...tput frequency range: 62.5MHz - 170mhz * VCO range: 500MHz - 680MHz * RMS phase jitter @ 150MHz, using a 25MHz crystal (12kHz - 20MHz): 0.75ps (typical) * 3.3V or 2.5V operating supply * -40C to 85C ambient operating temperature * Replaces ... |
| Description |
Serial ATA/Serial Attached SCSI Clock Generator
|
| File Size |
191.63K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS93716
|
| OCR Text |
...GND IDD2.5 RL = 120, CL = 0pf @ 170mhz IDDPD VIK V OH V OL CL = 0pf V DDQ = 2.3V Iin = -18mA IOH = -1 mA IOH = -12 mA IOL=1 mA IOL=12 mA V I = GND or VDD V OUT = GND or VDD MIN 5 TYP MAX 5 250 65 VDD - 0.1 1.7 0.1 0.6 3 3 350 90 -1.2 UNITS ... |
| Description |
Clock Buffer
|
| File Size |
114.75K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
njr
|
| Part No. |
NJM2722
|
| OCR Text |
...) (16.5mA Typ.) (1000V/s Typ.) (170mhz Typ.) (5mV Typ.) (VOH:+3.2V Typ. (@V+/V-=4.5V, RL=1k)) (VOL:-3.2V Typ. (@V+/V-=4.5V, RL=1k)) EMP8
PIN CONFIGURATION
(Top View)
1 2 3 4
8 7 6 5
PIN FUNCTION 1.NC 2.-INPUT 3.+INPUT 4.V5.NC... |
| Description |
ULTRA HIGH SPEED SINGLE OPERATIONAL AMPLIFIER
|
| File Size |
70.26K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDTCSPT857_A
|
| OCR Text |
...20/14pF AVDD/VDDQ = Max., CLK = 170mhz, 120/14pF AVDD/VDDQ = Max., CLK = 170mhz
NOTE: 1. VID is the magnitude of the difference between the input level on CLK and the input level on CLK.
Conditions VDDQ = 2.3V, II = -18mA PWRDWN PWRDWN ... |
| Description |
2.5V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
|
| File Size |
121.50K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDTCSPT857C
|
| OCR Text |
...20/14pF AVDD/VDDQ = Max., CLK = 170mhz, 120/14pF AVDD/VDDQ = Max., CLK = 170mhz
NOTE: 1. VID is the magnitude of the difference between the input level on CLK and the input level on CLK.
Conditions VDDQ = 2.3V, II = -18mA PWRDWN PWRDWN ... |
| Description |
2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
|
| File Size |
135.63K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim
|
| Part No. |
MAX1213EVKIT
|
| OCR Text |
...ck signal generator to output a 170mhz signal, with an amplitude of 2.4VP-P. Set the analog input signal generator to output the desired frequency with an amplitude 2VP-P. The signal generators should be synchronized. available, the EV kit... |
| Description |
Evaluation Kit for the MAX1213
|
| File Size |
664.64K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
