| |
|
 |
ON Semi
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC74LCX543SD MC74LCX543 MC74LCX543DT MC74LCX543DW
|
| OCR Text |
...TERISTICS (Note 3.; tR = tF = 2.5ns; CL = 50pF; RL = 500)
Limits TA = -40C to +85C VCC = 3.0V to 3.6V Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ ts th ts th tw tOSHL tOSLH Parameter Propagation Delay An to Bn or Bn ... |
| Description |
LOW-VOLTAGE CMOS OCTAL LATCHING TRANSCEIVER
|
| File Size |
151.84K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
HYM71V16735AT8-K
|
| OCR Text |
...am cycle time @/cas latency=3 7.5ns 7.5 75h 75h byte10 access time from clock @/cas latency=3 5.4ns 5.4 54h 54h byte11 dimm configuration type ecc 02h byte12 refresh rate/type 15.625us / self refresh supported 80h byte13 primary sdram width... |
| Description |
x72 SDRAM Module
|
| File Size |
211.45K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC74LCX2952SD MC74LCX2952 MC74LCX2952DT MC74LCX2952DW
|
| OCR Text |
...TERISTICS (Note 3.; tR = tF = 2.5ns; CL = 50pF; RL = 500)
Limits TA = -40C to +85C VCC = 3.0V to 3.6V Symbol fmax tPLH tPHL tPZH tPZL tPHZ tPLZ ts th ts th tw tOSHL tOSLH Parameter Clock Pulse Frequency Propagation Delay Clock to Output Ou... |
| Description |
LOW-VOLTAGE CMOS OCTAL REGISTERED TRANSCEIVER
|
| File Size |
179.84K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC74LCX16543DT MC74LCX16543A
|
| OCR Text |
...AC CHARACTERISTICS (tR = tF = 2.5ns; CL = 50pF; RL = 500)
Limits TA = -40C to +85C VCC = 3.0V to 3.6V Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ ts th ts th tw tOSHL tOSLH Parameter Propagation Delay An to Bn or Bn ... |
| Description |
LOW-VOLTAGE CMOS 16-BIT LATCHING TRANSCEIVER
|
| File Size |
133.87K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MICRO-LINEAR[Micro Linear Corporation]
|
| Part No. |
ML65F16244CT ML65F16244 ML65F16244CR
|
| OCR Text |
...put enable and disable times of 5ns or less to minimize datapath delay. This device is designed to minimize undershoot, overshoot, and ground bounce to decrease noise delays. These transceivers implement a unique digital and analog implemen... |
| Description |
16-Bit Buffer/Line Driver with 3-State Outputs
|
| File Size |
202.95K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
PROMOS TECHNOLOGIES INC
|
| Part No. |
V58C2256164SCE5B
|
| OCR Text |
...dr266 clock cycle time (t ck2 ) 5ns 5ns 7.5ns 7.5ns 7.5ns 7.5ns clock cycle time (t ck2.5 ) 4.5ns 5ns 5ns 6ns 6ns 7ns clock cycle time (t ck3 ) 4.5ns 5ns 5ns 5ns 6ns 7ns system frequency (f ck max ) 220 mhz 200 mhz 200 mhz 200 mhz 166 mhz 1... |
| Description |
16M X 16 DDR DRAM, 0.65 ns, PDSO66
|
| File Size |
917.36K /
61 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
