|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT821068PX
|
OCR Text |
...hat identifies the beginning of timeslot 0 in the gci frame. bclk /dcl i 53 bit clock (for mpi)/data clock (for gci). in mpi mode, bclk pin clocks out the pcm data on dx1 or dx2 pin and clock in pcm data from dr1 or dr2 pin. it m... |
Description |
OCTAL PROGRAMMABLE PCM CODEC A/MU-LAW, PROGRAMMABLE CODEC, PQFP128
|
File Size |
574.87K /
45 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Maxim Integrated Products, Inc.
|
Part No. |
DS2181AQ DS2181AQTAMPR
|
OCR Text |
... 256 khz clock which identifies timeslot boundaries. useful for parallel-to-serial conversion of channel data. 5tser i transmit serial data. nrz data input, sampled on falling edges of tclk. 6tmo o transmit multiframe out. output of mult... |
Description |
CEPT Primary Rate Transceiver DATACOM, FRAMER, PQCC44
|
File Size |
380.49K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |
BI Technologies, Corp.
|
Part No. |
DS21FT40
|
OCR Text |
...it timeslots numbered 0 to 31. timeslot 0 is transmitted first and received first. these 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to ch... |
Description |
Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
|
File Size |
399.93K /
87 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink Semiconductor, Inc.
|
Part No. |
ZL38010DCF ZL38010DCE1 ZL38010DCF1
|
OCR Text |
... words are assigned to the i/o timeslot defined by enb2 when sel=1 and by enb1 when sel=0. see figure 4. st-bus operation- in 16 kbps transcoding mode, the adpcm words are assigned to the b2 timeslot when sel=1 and to the b1 timeslot whe... |
Description |
Low Power Quad ADPCM Transcoder A/MU-LAW, ADPCM CODEC, PDSO28
|
File Size |
480.87K /
27 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor Corp.
|
Part No. |
CY7C1021CV33-12ZSXE
|
OCR Text |
...e rising edge of bcl during the timeslot de?ned by stb. 24 d in data input. a digital input for 8-bit wide data from the layer 1 device. data is sampled on the falling edge of bcl during the timeslot de?ned by stb. cmos level compatable i... |
Description |
1-Mbit (64K x 16) Static RAM
|
File Size |
82.71K /
17 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|